

# Intel® Server Board S5000VSA

## **Technical Product Specification**

Intel order number - D36978-004

**Revision 1.0** 

April 2006

**Enterprise Platforms and Services Division - Marketing** 

## Revision History

Date	Revision Number	Modifications
April 2006	1.0	Initial external release.

## **Disclaimers**

Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local sales office that you have the latest datasheet before finalizing a design.

The Intel® Server Board S5000VSA may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel Corporation server baseboards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel's own chassis are designed and tested to meet the intended thermal requirements of these components when the fully integrated system is used together. It is the responsibility of the system integrator that chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of air flow required for their specific application and environmental conditions. Intel Corporation can not be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

Intel, Pentium, Itanium, and Xeon are trademarks or registered trademarks of Intel Corporation.

\*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2006.

## **Table of Contents**

1.	Introdu	uction	11
1.1 Chapter Outline		Chapter Outline	11
1	.2	Server Board Use Disclaimer	11
2.	Intel® S	Server Board S5000VSA Overview	12
2	2.1	Intel® Server Board S5000VSA Feature Set	12
2	2.2	Server Board Layout	13
	2.2.1	Server Board Connector and Component Layout	13
	2.2.2	Server Board Mechanical Drawings	15
	2.2.3	Server Board ATX I/O Layout	18
3.	Functi	onal Architecture	19
3	3.1	S5000V Controller Hub (MCH)	20
	3.1.1	Processor Sub-system	20
	3.1.2	Memory Sub-system	22
3	3.2	Enterprise South Bridge (ESB2-E)	24
	3.2.1	PCI Sub-system	25
	3.2.2	SATA Support	25
	3.2.3	Parallel ATA (PATA) Support	26
	3.2.4	USB 2.0 Support	27
3	3.3	Video Support	27
3	3.4	Network Interface Controller (NIC)	29
3	5.5	Super I/O	30
4.	Platfor	m Management	32
4	.1	Power Button	32
4	2	Sleep States Supported	32
	4.2.1	S0 State	32
	4.2.2	S1 State	32
	4.2.3	S4 State	33
	4.2.4	S5 State	33
4	.3	Wakeup Events	33
	4.3.1	Wakeup from S1 Sleep State	33
	4.3.2	Wakeup from S3 Sleep State (BFAD Workstation Only)	33
	4.3.3	Wakeup from S4 and S5 States	33

4.4	AC Power Failure Recovery	33
4.5	PCI PM Support	33
4.5.1	RESET# Control	34
4.5.2	PCI Vaux	34
4.6	System Management	34
4.6.1	CPU Thermal Management	34
4.7	System Fan Operation	35
4.8	Light Guided Diagnostics - System Status and FRU LEDs	35
5. Conn	ector / Header Locations and Pin-outs	37
5.1	Board Connector Information	37
5.2	Power Connectors	38
5.3	Control Panel Connector	39
5.4	I/O Connectors	40
5.4.1	VGA Connector	40
5.4.2	NIC Connectors	41
5.4.3	ATA-100 Connector	42
5.4.4	SATA Connectors	43
5.4.5	Serial Port Connectors	43
5.4.6	Keyboard and Mouse Connector	44
5.4.7	USB Connector	45
5.5	Fan Headers	46
6. Jump	er Block Settings	47
6.1	Recovery Jumper Blocks	47
6.2	BIOS Select Jumper	48
6.3	Other Configuration Jumpers	48
7. Light	Guided Diagnostics	49
7.1	5 V STBY	49
7.2	Fan Fault LEDs	49
7.3	System ID LED, System Status LED and Post Code Diagnostic LEDs	49
7.4	DIMM Fault LEDs	49
7.5	Processor Fault LEDs	51
8. Desig	n and Environmental Specifications	52
8.1	Server Board Design Specification	52
8.2	Processor Power Support	53
8.3	Power Supply Specifications	53

	8.3.1	Output Power / Currents	54
	8.3.2	Grounding	55
	8.3.3	Standby Outputs	55
	8.3.4	Remote Sense	55
	8.3.5	Voltage Regulation	55
	8.3.6	Dynamic Loading	56
	8.3.7	Capacitive Loading	56
	8.3.8	Closed loop stability	56
	8.3.9	Common Mode Noise	56
	8.3.10	Ripple / Noise	57
	8.3.11	Timing Requirements	57
	8.3.12	Residual Voltage Immunity in Standby mode	59
9.	Regulat	tory and Certification Information	60
Ć	9.1	Product Regulatory Compliance	60
	9.1.1	Product Safety Compliance	60
	9.1.2	Product EMC Compliance – Class A Compliance	61
	9.1.3	Certifications / Registrations / Declarations	61
Ś	9.2	Product Regulatory Compliance Markings	62
Ć	9.3	Electromagnetic Compatibility Notices	63
	9.3.1	FCC Verification Statement (USA)	63
	9.3.2	ICES-003 (Canada)	63
	9.3.3	Europe (CE Declaration of Conformity)	64
	9.3.4	VCCI (Japan)	64
	9.3.5	BSMI (Taiwan)	64
	9.3.6	RRL (Korea)	64
	9.3.7	CNCA (CCC-China)	65
Ć	9.4	Restriction of Hazardous Substances (RoHS) Compliance	65
Αp	pendix A	A: Integration and Usage Tips	66
Αp	pendix B	3: Sensor Tables	67
Αp	pendix C	C: POST Code Diagnostic LEDs	77
GI	ossary		81
Re	ference I	Documents	84

## **List of Figures**

Figure 1. Major Board Components	14
Figure 2. Intel <sup>®</sup> Server Board S5000VSA – Key Connectors and LED Indicators	15
Figure 3. Intel <sup>®</sup> Server Board S5000VSA – Mounting Hole Locations	16
Figure 4. Intel <sup>®</sup> Server Board S5000VSA – Duct keepout Detail	17
Figure 5. Intel <sup>®</sup> Server Board S5000VSA ATX I/O Layout	18
Figure 6. Intel <sup>®</sup> Server Board S5000VSA Functional Block Diagram	19
Figure 7. CEK Processor Mounting	21
Figure 8. Minimum Two DIMM Memory Configuration	24
Figure 9. Recommended Four DIMM Configuration	24
Figure 10. Recovery Jumper Blocks (J1J1, J1J2)	47
Figure 11. BIOS Select Jumper (J3H1)	48
Figure 12. System ID LED and System Status LED Locations	49
Figure 13. DIMM Fault LED Locations	50
Figure 14. Processor Fault LED Locations	51
Figure 15. Output Voltage Timing	58

## **List of Tables**

Table 1. Processor Support Matrix	20
Table 2. I <sup>2</sup> C Addresses for Memory Module SMB	22
Table 3. Maximum 8 DIMM System Memory Configruation – x8 Single Rank	23
Table 4. Maximum 8 DIMM System Memory Configuration – x4 Dual Rank	23
Table 5. Video Modes	28
Table 6. Video Memory Interface	28
Table 7. NIC Status LED	29
Table 8. Serial A Header Pin-out	31
Table 9 Summary of LEDs on the Intel® Server Board S5000VSA	36
Table 10. Board Connector Matrix	37
Table 11. Power Connector Pin-out (J9C1)	38
Table 12. 12V Power Connector Pin-out (J4K1)	38
Table 13. Power Supply Signal Connector Pin-out (J1K1)	39
Table 14. Front Panel SSI Standard 24-pin Connector Pin-out (J1F1)	39
Table 15. VGA Connector Pin-Out (J7A1)	40
Table 16. RJ-45 10/100/1000 NIC Connector Pin-Out (JA6A1, JA6A2)	41
Table 17. ATA-100 44-pin Connector Pin-out (J2K3)	42
Table 18. SATA Connector Pin-Out (J1K3, J1J7, J1J4, J1H3, J1H1, J1G6)	43
Table 19. External RJ-45 Serial B Port Pin-Out (J9A2)	43
Table 20. Internal 9-pin Serial A Header Pin-Out (J1B1)	44
Table 21. Stacked PS/2 Keyboard and Mouse Port Pin-Out (J9A1)	44
Table 22. External USB Connector Pin-Out (JA6A1, JA6A2)	45
Table 23. Internal USB Connector Pin-Out (J1J8)	45
Table 24. SSI Fan Connector Pin-out (J9K1,J5K1,J1K4, J1K5, J2K2, J2K5, J9B1, J9B2)	46
Table 25. Recovery Jumpers (J1J1, J1J2)	47
Table 26: Board Design Specifications	52
Table 27. Dual-Core Intel <sup>®</sup> Xeon <sup>®</sup> processor 5000 sequence DP TDP Guidelines	53
Table 28. Load Ratings	54
Table 29. Transient Load Requirements	56
Table 30. Capacitive Loading Conditions	56
Table 31. Ripple and Noise	57
Table 32. Output Voltage Timing	57

#### Intel® Server Board S5000VSA TPS

#### **List of Tables**

Table 33. Turn On / Off Timing	58
Table 34. BMC Sensors	68
Table 35: POST Progress Code LED Example	77
Table 36: Diagnostic LED POST Code Decoder	78

< This page intentionally left blank. >

### 1. Introduction

This Technical Product Specification (TPS) provides board specific information detailing features, functionality, and high level architecture of the Intel® Server Board S5000VSA. The *Intel® S5000 Server Board Family Datasheet* should also be referenced for more in depth detail of various board sub-systems including Chipset, BIOS, and system management.

In addition, design level information for specific sub-systems can be obtained by ordering the External Product Specifications (EPS) or External Design Specifications (EDS) for a given sub-system. EPS and EDS documents are not publicly available and must be ordered through your local Intel representative.

## 1.1 Chapter Outline

This document is divided into the following chapters

- Chapter 1 Introduction
- Chapter 2 Intel<sup>®</sup> Server Board S5000VSA Overview
- Chapter 3 Functional Architecture
- Chapter 4 Platform Management
- Chapter 5 Connector/Header Location and Pin-out
- Chapter 6 Configuration Jumpers
- Chapter 7 Light Guided Diagnostics
- Chapter 8 Design and Environmental Specifications
- Chapter 9 Regulatory and Certification Information
- Appendix A Integration and Usage Tips
- Appendix B Sensor Tables
- Appendix C POST Code Diagnostic LEDs

## 1.2 Server Board Use Disclaimer

Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of air flow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

## 2. Intel<sup>®</sup> Server Board S5000VSA Overview

The Intel® Server Board S5000VSA is a monolithic printed circuit board with features that were designed to support the pedestal server markets.


## 2.1 Intel<sup>®</sup> Server Board S5000VSA Feature Set

Feature	Description
Processors	771-pin LGA sockets supporting 1 or 2 Dual-Core Intel <sup>®</sup> Xeon <sup>®</sup> processors 5000 sequence, with system bus speeds of 1066 MHz or 1333 MHz
Memory	Maximum support for 16GB. Four or eight (based on board SKU type) DIMM slots supporting fully buffered DIMM technology (FBDIMM) memory. 240-pin DDR2-533 and DDR2-667 FBDIMMs may be used. Note: Full DIMM heat spreaders are required.
Chipset	Intel® S5000V chipset, including: Intel® S5000V MCH Intel® ESB2-E
I/O Control	<ul> <li>External connections:</li> <li>Stacked PS/2* ports for keyboard and mouse</li> <li>DB9 Serial port</li> <li>Two RJ45 NIC connectors for 10/100/1000 Mb connections</li> <li>Seven USB 2.0 ports (4 rear, 2 front, 1 floppy)</li> <li>Internal Connections:</li> <li>1 RS-232 Serial</li> <li>1 P-ATA133</li> <li>Six SATA (300MB) connectors with integrated RAID 0/1/5/10 support</li> <li>SSI-compliant front panel header</li> <li>SSI-compliant 24-pin main power connector, supporting the ATX-12V standard on the first 20 pins.</li> </ul>
Video	On-board ATI* ES1000 video controller with 16MB DDR SDRAM external video memory
Hard Drives	Support for six SATA-300 hard drives
LAN	Intel® 82563EB dual port controller for 10/100/1000 Mbit/sec Ethernet LAN connectivity
Fans	Support for two processor fans, five system fans, and one memory fan
System Management	Support for Intel® System Management Software

## 2.2 Server Board Layout

### 2.2.1 Server Board Connector and Component Layout

The following figure shows the board layout of the server board. Each connector and major component is identified by a number or letter and is identified below the figure.



A. PCI 32/33 Slot 1	B. PCI Express* x4 Slot 3	C. PCI-X* 64/133 Slot 4
D. PCI-X* 64/100 Slot 5	E. PCI Express* x4 Slot 6	F. Back Panel I/O Ports
G. Diagnostic LEDs	H. System ID LED	I. System Status LED
J. System Fan 6	K. System Fan 5	L. Main Power Connector
M. Auxiliary Signal Connector	N. DIMM Sockets	O. Processor 1 Socket
P. Processor 2 Socket	Q. Processor Fan 2 Header	R. Processor Fan 1 Header
S. Processor Voltage Regulator	T. Battery	U. Processor Power Connector
V. IPMB Header	W. SAS RAID5 Key	X. IDE Connector
Y. LCP Header	Z. SAS_SES2	AA. SAS SGPIO
BB. System Fan 3	CC. System Fan 4	DD. System Fan 2
EE. System Fan 1	FF. SATA SGPIO	GG. USB 4-5
HH. SATA 0 Connector	II. SATA 1 Connector	JJ. SATA 2/SAS 0 Connector
KK. SATA 3/SAS 1 Connector	LL. SATA 4/SAS 2 Connector	MM. SATA 5/SAS 3 Connector
NN. Backplane Connector B	OO. Front Panel Header	PP. Backplane Connector A
QQ. USB 6	RR. SATA RAID5 Key	SS. Speaker
TT. Serial B EMP Connector	UU. Chassis Intrusion	

Figure 1. Major Board Components

### 2.2.2 Server Board Mechanical Drawings




Figure 2. Intel<sup>®</sup> Server Board S5000VSA – Key Connectors and LED Indicators




Figure 3. Intel<sup>®</sup> Server Board S5000VSA – Mounting Hole Locations




Figure 4. Intel<sup>®</sup> Server Board S5000VSA – Duct keepout Detail

### 2.2.3 Server Board ATX I/O Layout

The drawing below shows the layout of the rear I/O components for the server board.




Figure 5. Intel<sup>®</sup> Server Board S5000VSA ATX I/O Layout

### 3. Functional Architecture

The architecture and design of the Intel® Server Board S5000VSA is based on the Intel® S5000V Chipset. The chipset is designed for systems based on the Intel processor code named "Dempsey/Woodcrest" and supports FSB frequencies of 1066 MTS/1333 MTS. The chipset contains two main components: the Memory Controller Hub (MCH) for the host bridge, and the I/O controller hub for the I/O subsystem. The Intel® S5000V chipset uses the Enterprise South Bridge (ESB2-E) for the I/O controller hub. This chapter provides a high-level description of the functionality associated with each chipset component and the architectural blocks that make up the Intel® Server Board S5000VSA. For more detailed descriptions for each of the functional architecture blocks, see the *Intel® S5000 Server Board Family Datasheet*.




Figure 6. Intel® Server Board S5000VSA Functional Block Diagram

## 3.1 S5000V Controller Hub (MCH)

The S5000V Memory Controller Hub (MCH) chip is packaged in a 1432 pin FCBGA package. It supports the Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 5000 sequence (1067 MTS/1333 MTS) package. This package uses the matching LGA771 socket.

#### 3.1.1 Processor Sub-system

The MCH supports a FSB frequency of 267MHz/333MHz (1067 MTS/1333 MTS) using a point to point dual inline bus (DIB) processor system bus interface. Each processor FSB supports peak address generation rates of 133 million addresses per second. Both FSB data buses are quad pumped 64-bits which allow peak bandwidths of 8.5GB/s (1067MT/s) or 10.7GB/s (1333MT/s) depending on the processor used.

The support circuitry for the processor sub-system consists of the following:

- Dual LGA771 zero insertion force (ZIF) processor sockets
- Processor host bus AGTL+ support circuitry
- Reset configuration logic
- Processor module presence detection logic
- BSEL detection capabilities
- CPU signal level translation
- Common Enabling Kit Direct Chassis Attach (CEK DCA) CPU retention support

For detailed information about the functional architecture provided by the chipset, see the *Intel® S5000 Server Board Family Datasheet*.

#### 3.1.1.1 Processor Support

The server board supports one or two Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processors 5000 sequence utilizing a 667MHz/1067MHz/1333MHz front side bus with frequencies starting at 2.67 GHz. Previous generations of the Intel<sup>®</sup> Xeon<sup>®</sup> processor are not supported on the server board. See the following table for a list of supported processors.

Processor Family	System Bus Speed	Core Frequency	Cache	Watts	Support
Intel® Xeon® processor	533 MHz	All			No
Intel <sup>®</sup> Xeon <sup>®</sup> processor	800 MHz	All			No
Dual-Core Intel® Xeon® processor 5030	667 MHz	2.67 GHz	2x 2 MB	95	Yes
Dual-Core Intel® Xeon® processor 5050	667 MHz	3.0 GHz	2x 2 MB	95	Yes
Dual-Core Intel® Xeon® processor 5060	1066 MHz	3.2 GHz	2x 2 MB	130	Yes
Dual-Core Intel® Xeon® processor 5063	1066 MHz	3.2 GHz	2x 2 MB	95	Yes
Dual-Core Intel® Xeon® processor 5080	1066 MHz	3.73 GHz	2x 2 MB	130	Yes
Dual-Core Intel® Xeon® processor 51xx	1333/1066	TBD	TBD	TBD	Yes
	MHz				

**Table 1. Processor Support Matrix** 

#### 3.1.1.2 Processor Population Rules

When two processors are installed, both must be of identical revision, core voltage, and bus/core speed. When only one processor is installed, it must be in the socket labeled CPU1. The other socket must be empty.

Processors must be populated in sequential order. Processor socket 1 (CPU1) must be populated before processor socket 2 (CPU2).


The board is designed to provide up to 130A of current per processor. Processors with higher current requirements are not supported.

No terminator is required in the second processor socket when using a single processor configuration.

#### 3.1.1.3 Common Enabling Kit (CEK) Design Support

The server board complies with Intel's Common Enabling Kit (CEK) processor mounting and heat sink retention solution. The server board ships with a CEK spring snapped onto the underside of the server board, beneath each processor socket. The heat sink attaches to the CEK, over the top of the processor and the thermal interface material (TIM). See the figure below for the stacking order of the chassis, CEK spring, server board, TIM, and heat sink.


The CEK spring is removable, allowing for the use of non-Intel heat sink retention solutions.



**Figure 7. CEK Processor Mounting** 

#### 3.1.2 Memory Sub-system

The MCH masters two fully buffered DIMM (FBDIMM) memory channels. FBDIMM memory utilizes a narrow high speed frame oriented interface referred to as a channel. On the server board, the two channels are routed to eight DIMM slots and are capable of supporting registered DDR2-533 and DDR2-667 FBDIMM memory (stacked or unstacked). Peak FBDIMM memory data bandwidth in dual channel mode is 6.4GB/s (2x3.2GB/s) with DDR2-533/PC2-4200 (3.75ns@CL4) and 8.0GB/s (2x4.0GB/s) with DDR2-667/PC2-5300 (3.0ns@CL5).



To boot the system, the system BIOS on the server board uses a dedicated I<sup>2</sup>C bus to retrieve DIMM information needed to program the MCH memory registers. The following table provides the I<sup>2</sup>C addresses for each DIMM slot.

Table 2. I<sup>2</sup>C Addresses for Memory Module SMB

Address
0xA0
0xA2
0xA4
0xA6
0xA0
0xA2
0xA4
0xA6

#### 3.1.2.1 Supported Memory

The server board supports up to eight (four for the 4-DIMM SKU) DDR2-533 or DDR2-667 Fully Buffered DIMM memory (FBDIMM memory). DDR2 DIMMS that are not Fully Buffered are NOT supported on this server board. The following tables show the maximum memory configurations supported using specified memory technology.

Table 3. Maximum 8 DIMM System Memory Configruation – x8 (width) Single Rank = 1 load

DRAM Technology x8 Single Rank (64M8=64M x 8b=16M x 8b x 4 banks)	Maximum Capacity
512 Mb (Density)	2 GB

Table 4. Maximum 8 DIMM System Memory Configuration – x4 (width) Dual Rank = 2 loads


DRAM Technology x4 Dual Rank(128M4=128M x4b=32M x 4b x 4 banks)	Maximum Capacity
512 Mb (Density)	4 GB

#### 3.1.2.2 DIMM Population Rules

DIMM population rules depend on the operating mode of the memory controller. On the server board DIMMs must be populated in the following order: A1 and B1, A2 and B2, etc. The server board will support population of DIMMs with different speed ratings, however this is not recommended. The overall system memory speed will be determined by the slowest DIMM populated.

#### 3.1.2.2.1 Minimum Configuration

The following diagram shows a minimum two DIMM memory configuration for the server board. Populated DIMM slots are shown in **Gray**.



#### Figure 8. Minimum Two DIMM Memory Configuration

Note: The server board BIOS supports single DIMM mode operation although this is generally not recommended for "performance" applications. This configuration is <u>only</u> supported with a 512MB FBDIMM installed in DIMM slot A1.

#### 3.1.2.2.2 Memory upgrades

The minimum memory upgrade increment is two DIMMs. The DIMMs must cover the same slot number on both channels. DIMMs that cover a slot number must be identical with respect to size, speed, and organization. DIMMs that cover adjacent slot positions need not be identical.

When adding two DIMMs to the configuration shown in Figure 10, the DIMMs should be populated in DIMM slots A2 and B2 as shown in the following diagram. Populated DIMM slots are shown in **Gray**.




Figure 9. Recommended Four DIMM Configuration

## 3.2 Enterprise South Bridge (ESB2-E)

The ESB2-E is a multi-function device that is a merging of four distinct functions: an ICH6 like controller; a PCI-X\* Bridge, a Gigabit Ethernet controller and a BMC. Each function within the ESB2-E has its own set of configuration registers. Once configured, each appears to the system as a distinct hardware controller.

A primary role of the ESB2-E is to provide the gateway to all PC-compatible I/O devices and features. The baseboard uses the following ESB2-E features:

- PCI-X\* bus interface
- Six Channel SATA interface w/SATA Busy LED Control
- Dual Gbe MAC

- Baseboard Management Controller (BMC)
- Single ATA interface, with Ultra DMA 100 capability
- Universal Serial Bus 2.0 (USB) interface
- LPC bus interface
- PC-compatible timer/counter and DMA controllers
- APIC and 8259 interrupt controller
- Power management
- System RTC
- General purpose I/O

This section describes the function of each I/O interface and how they operate on the server board

#### 3.2.1 PCI Sub-system

#### 3.2.1.1 PCI Express\* Overview

The MCH supports three x4 PCI Express\* ports. PCI Express is a high speed, frame based, serial I/O interface that can achieve peak theoretical bandwidths of 2 GB/s per x4 port (1 GB/s in each direction). These ports can be configured in a number of different combinations thus enhancing the scalability and performance of the system. Below is the PCI Express port configuration used by the server board.

#### **Server Board Configuration:**

**Port 0 (x4):** Otherwise known as the Enterprise Server Interface (ESI) port, Port [0] connects to the ESB2-E. Although the ESI port follows the standard PCI Express\* protocol, it also executes proprietary commands only used between Intel chipsets.

**Port 2 and Port 3 (2 x4 = x8):** Otherwise known as the Direct Memory Access (DMA) port, x4 Ports [3:2] combine to create a x8 port which also connects to the ESB2-E. The DMA port follows the standard PCI Express\* protocol, but allows direct access to memory for higher speed I/O transactions.

#### 3.2.1.2 PCI Express\* Hot-Plug

The server board does not support PCI Express\* hot-plug.

#### 3.2.2 SATA Support

The integrated Serial ATA (SATA) controller of the ESB2-E provides six SATA ports on the server board. The SATA ports can be enabled/disabled and/or configured by accessing the BIOS Setup Utility during POST.

The SATA function in the ESB2-E has dual modes of operation to support different operating system conditions. In the case of native IDE-enabled operating systems, the ESB2-E has separate PCI functions for serial and parallel ATA. To support legacy operating systems, there is only one PCI function for both the serial and parallel ATA ports. The MAP register provides the ability to share PCI functions. When sharing is enabled, all decode of I/O is done through the SATA registers. A software write to the Function Disable Register (D31, F0, offset F2h, bit 1) causes Device 31, Function 1 (IDE controller) to hidden, and its configuration registers are not

used. The SATA Capability Pointer Register (offset 34h) will change to indicate that MSI is not supported in combined mode.

The ESB2-E SATA controller features two sets of interface signals that can be independently enabled or disabled. Each interface is supported by an independent DMA controller. The ESB2-E SATA controller interacts with an attached mass storage device through a register interface that is equivalent to that presented by a traditional IDE host adapter. The host software follows existing standards and conventions when accessing the register interface and follows standard command protocol conventions.

SATA interface transfer rates are independent of UDMA mode settings. SATA interface transfer rates will operate at the bus' maximum speed, regardless of the UDMA mode reported by the SATA device or the system BIOS.

#### 3.2.2.1 SATA RAID

The Intel® Embedded RAID Technology II solution, available with the ESB2-E ICH6, offers data striping for higher performance (RAID Level 0), alleviating disk bottlenecks by taking advantage of the dual independent SATA controllers integrated in the ESB2-E ICH6. There is no loss of PCI resources (reguest/grant pair) or add-in card slot.

Intel® Embedded RAID Technology II functionality requires the following items:

- ESB2-E ICH6
- Intel<sup>®</sup> Embedded RAID Technology II Option ROM must be on the server board
- Intel<sup>®</sup> Application Accelerator RAID Edition drivers, most recent revision
- Two SATA hard disk drives

Intel® Embedded RAID Technology II is not available in the following configurations:

- The SATA controller in compatible mode
- Intel<sup>®</sup> Embedded RAID Technology II has been disabled

#### 3.2.2.2 Intel® Embedded RAID Technology II Option ROM

The Intel® Embedded RAID Technology II for SATA Option ROM provides a pre-OS user interface for the Intel® Embedded RAID Technology II implementation and provides the ability for an Intel® Embedded RAID Technology II volume to be used as a boot disk as well as to detect any faults in the Intel® Embedded RAID Technology II volume(s) attached to the Intel® RAID controller.

#### 3.2.3 Parallel ATA (PATA) Support

The integrated IDE controller of the ESB2-E ICH6 provides one IDE channel. This IDE channel is capable of supporting one optical drive. A standard high density 40-pin IDE connector interfaces with the primary IDE channel signals. The IDE channels can be configured and enabled or disabled by accessing the BIOS Setup Utility during POST.

The BIOS supports the ATA/ATAPI Specification, version 6 or later. It initializes the embedded IDE controller in the chipset south-bridge and the IDE devices that are connected to these devices. The BIOS scans the IDE devices and programs the controller and the devices with their optimum timings. The IDE disk read/write services that are provided by the BIOS use PIO mode, but the BIOS will program the necessary Ultra DMA registers in the IDE controller so that the operating system can use the Ultra DMA modes.

The BIOS initializes and supports ATAPI devices such as LS-120/240, CDROM, CD-RW and DVD.

The BIOS initializes and supports SATA devices just like PATA devices. It initializes the embedded the IDE controllers in the chipset and any SATA devices that are connected to these controllers. From a software standpoint, SATA controllers present the same register interface as the PATA controllers. Hot plugging SATA drives during the boot process is not supported by the BIOS and may result in undefined behavior

#### 3.2.3.1 Ultra ATA/133

The IDE interface of the ESB2-E ICH DMA protocol redefines signals on the IDE cable to allow both host and target throttling of data and transfer rates of up to 133MB/s.

#### 3.2.3.2 IDE Initialization

The BIOS supports the ATA/ATAPI Specification, version 6 or later. The BIOS initializes the embedded IDE controller in the chipset (ESB2-E ICH) and the IDE device that is connected to these devices. The BIOS scans the IDE device and programs the controller and the device with their optimum timings. The IDE disk read/write services that are provided by the BIOS use PIO mode, but the BIOS programs the necessary Ultra DMA registers in the IDE controller so that the operating system can use the Ultra DMA Modes.

#### 3.2.4 USB 2.0 Support

The USB controller functionality integrated into ESB2-E ICH6 provides the server board with the interface for up to seven USB 2.0 ports. Four external connectors are located on the back edge of the server board. One internal 1x10 header is provided, capable of supporting an additional two optional USB 2.0 ports. There is also a USB port intended for USB floppy support.

## 3.3 Video Support

The server board provides an ATI\* ES1000 PCI graphics accelerator, along with 16MB of video DDR SDRAM and support circuitry for an embedded SVGA video sub-system. The ATI\* ES1000 chip contains an SVGA video controller, clock generator, 2D and 3D engine, and RAMDAC in a 272-pin PBGA. One 4Mx16x4bank DDR SDRAM chip provides 16MB of video memory.

The SVGA sub-system supports a variety of modes, up to  $1600 \times 1200$  resolution in 8 / 16 / 32bpp modes under 2D, and up to  $1024 \times 768$  resolution in 8 / 16 / 24 / 32bpp modes under 3D. It also supports both CRT and LCD monitors up to 100 Hz vertical refresh rate.

Video is accessed using a standard 15-pin VGA connector found on the back edge of the server board.

On-board video can be disabled using the BIOS Setup Utility or when an add-in video card is installed. The system BIOS also provides the option for dual video operation when an add-in video card is configured in the system.

#### 3.3.1.1 Video Modes

The chip supports all standard IBM\* VGA modes. The following table shows the 2D/3D modes supported for both CRT and LCD.

2D Mode	Refresh Rate (Hz)	2D Video Mode Support			
		8 bpp	16 bpp	24 bpp	32 bpp
640x480	60, 72, 75, 90, 100	Supported	Supported	Supported	Supported
800x600	60, 70, 75, 90, 100	Supported	Supported	Supported	Supported
1024x768	60, 72, 75, 90, 100	Supported	Supported	Supported	Supported
1280x1024	43, 60	Supported	Supported	Supported	Supported
1280x1024	70, 72	Supported	_	Supported	Supported
1600x1200	60, 66	Supported	Supported	Supported	Supported
1600x1200	76, 85	Supported	Supported	Supported	-

Table 5. Video Modes

#### 3.3.1.2 Video Memory Interface

The memory controller sub-system of the ES1000 arbitrates requests from direct memory interface, the VGA graphics controller, the drawing coprocessor, the display controller, the video scalar, and hardware cursor. Requests are serviced in a manner that ensures display integrity and maximum CPU/coprocessor drawing performance.

The server board supports a 16MB (4Meg x 16-bit x 4 banks) DDR SDRAM device for video memory. The following table shows the video memory interface signals:

Signal Name	I/O Type	Description
V_M_CAS_N	0	Column Address Select
V_M_CKE	0	Clock Enable for Memory
V_M_CS_N	0	Chip Select for Memory
V_M_DQM[10]	0	Memory Data Byte Mask
V_M_QS[10]	I/O	Memory Data Strobe
V_M_CLK	I	Memory Clock
V_M_CLK_N	I	Memory Clock Compliment
V_M_MA[150]	0	Memory Address Bus
V_M_MD[150]	I/O	Memory Data Bus
V_M_RAS_N	0	Row Address Select
V_M_WE_N	0	Write Enable

**Table 6. Video Memory Interface** 

#### 3.3.1.3 **Dual Video**

The BIOS supports single and dual video modes. The dual video mode is enabled by default.

- In single mode (Dual Monitor Video=Disabled), the onboard video controller is disabled when an add-in video card is detected.
- In dual mode (Onboard Video=Enabled, Dual Monitor Video=Enabled), the onboard video controller is enabled and will be the primary video device. The external video card will be allocated resources and is considered the secondary video device. BIOS Setup provides user options to configure the feature as follows:

Video is routed to the rear video connector by default. When a monitor is plugged in to the front panel video connector, the video is routed to it and the rear connector is disabled. This can be done by hot plugging the video connector.

Onboard Video	Enabled	
	Disabled	
Dual Monitor Video	Enabled	Shaded if onboard video is set to "Disabled"
	Disabled	

## 3.4 Network Interface Controller (NIC)

The Intel® 82563EB Gigabit Platform LAN Connect is a dual, compact Physical Layer Transceiver (PHY) component designed for 10/100/1000 Mbps operation.

The Intel® 82563EB device is based upon proven PHY technology integrated into Intel Gigabit Ethernet Controllers. The physical layer circuitry provides a standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab). The 82563EB device is capable of transmitting and receiving data at rates of 1000 Mbps, 100 Mbps, or 10 Mbps

Each Network Interface Controller (NIC) drives two LEDs located on each network interface connector. The link/activity LED (to the left of the connector) indicates network connection when on, and Transmit/Receive activity when blinking. The speed LED (to the right of the connector) indicates 1000-Mbps operation when amber, 100-Mbps operation when green, and 10-Mbps when off. The table below provides an overview of the LEDs.

LED Color	LED State	NIC State
	Off	10 Mbps
Green/Amber (Left)	Green	100 Mbps
	Amber	1000 Mbps
Green (Right)	On	Active Connection
	Blinking	Transmit / Receive activity

Table 7. NIC Status LED

## 3.5 Super I/O

Legacy I/O support is provided by using a National Semiconductor\* PC87427 Super I/O device. This chip contains all of the necessary circuitry to control two serial ports, one parallel port, floppy disk, and PS/2-compatible keyboard and mouse. Of these, the server board supports the following:

- GPIOs
- Two serial ports
- Removable media drives
- Floppy controller
- Keyboard and mouse support
- Wake up control
- System health support

#### 3.5.1.1 Serial Ports

The server board provides two serial ports: an external DBb-9 serial port, and an internal DH10 serial header.

Serial B is an optional port, accessed through a 9-pin internal DH-10 header. A standard DH10 to DB9 cable can be used to direct serial B to the rear of a chassis. The serial B interface follows the standard RS232 pin-out as defined in the following table.

Serial A Header Pin-out Pin Signal Name DCD 1 2 DSR 2 RX 3 3 4 RTS 4 5 TX 5 6 6 CTS 7 8 DTR 7 8 RI 9 **GND** 

Table 8. Serial A Header Pin-out

The rear DB-9 serial A port is a fully functional serial port that can support any standard serial device.

#### 3.5.1.2 Removable Media Drives

The BIOS supports removable media devices, including 1.44MB floppy removable media devices and optical devices such as a CD-ROM drive or a read-only DVD-ROM drive. The BIOS supports booting from USB mass storage devices connected to the chassis USB port, such as a USB key device.

The BIOS supports USB 2.0 media storage devices that are backward compatible to the USB 1.1 specification.

#### 3.5.1.3 Floppy Disk Controller

The server board does not support a floppy disk controller (FDC) interface. However, the system BIOS does recognize USB floppy devices.

#### 3.5.1.4 Keyboard and Mouse Support

Dual stacked PS/2 ports, located on the back edge of the server board, are provided for keyboard and mouse support. Either port can support a mouse or keyboard. Neither port supports hot plugging.

#### 3.5.1.5 Wake-up Control

The super I/O contains functionality that allows various events to control the power-on and power-off the system.

## 4. Platform Management

The platform management sub-system on the server board is based on the integrated Baseboard Management Controller (BMC) features of the ESB2-E. In addition, the on board platform management subsystem consists of communication buses, sensors, system BIOS, and system management firmware.

For additional information, see the Intel® \$5000 Server Board Family Datasheet.

Platform management involves:

- 1. ACPI implementation specific details
- 2. System monitoring, control and response to thermal, voltage and intrusion events
- 3. BIOS security

#### 4.1 Power Button

The system power button is connected to the ESB2-E component. When the button is pressed the ESB2-E receives the signal and transitions the system to the proper sleep-state as determined by the OS and software. If the power button is pressed and held for 4 seconds the system will power off (S5 state). This feature is called "power button override" and particularly helpful in the case of system hang and locking up the system. The server board is fully *ACPI 1.0a* compliant.

## 4.2 Sleep States Supported

The ESB2-E controls the system sleep states. States S0, S1, S4 and S5 are supported. Either the BIOS or an OS invokes the sleep states. This is done in response to a power button being pressed or an inactivity timer countdown. Normally the OS determines which sleep state to transition into. However a 4 second power button over-ride event places the system immediately into S5. When transitioning into a software-invoked sleep state, the ESB2-E will attempt to gracefully put the system to sleep by first going into the CPU C2 state.

#### 4.2.1 S0 State

This is the normal operating state, even though there are some power savings modes in this state using CPU Halt and Stop Clock (CPU C1and C2 states). S0 affords the fastest wake up response time of any sleep state because the system remains fully powered and memory is intact.

#### 4.2.2 S1 State

This state is entered via a CPU sleep signal from the ESB2-E (CPU C3 state). The system remains fully powered and memory contents intact but the CPUs enter their lowest power state. The OS uses ACPI drivers to disable bus masters for uni-processor configurations, while the OS flushes and invalidates caches before entering this state in multiprocessor configurations. Wake-up latency is slightly longer in this state than S0, however power savings are quite improved from S0.

#### 4.2.3 S4 State

This state is called Suspend to Disk. From a hardware perspective it is equivalent to an S5 (Soft Off) state, however, S4 has the distinction of avoiding a full boot sequence. The OS is responsible for saving the system context in a special partition on the hard drive. Although the system must power up and fully boot, boot time to an application is reduced because the computer is returned to the same system state as when the preceding power-off occurred.

#### 4.2.4 S5 State

This state is the normal off state whether entered through the power button or soft off. All power is shut off except for the logic required to restart. In this state, several "wake up events" are supported. The system only remains in the S5 state while the power supply is plugged into the wall. If the power supply is unplugged from the wall, this is considered a mechanical OFF or G3.

## 4.3 Wakeup Events

The types of wake events and wake up latencies are related to the actual power rails available to the system in a particular sleep state as well as to the location in which the system context is stored. Regardless of the sleep state, wake on the power button is always supported except in a 'mechanical off' situation. When in a sleep state, the server board complies with the *PCI 2.2 Specification* by supplying the optional 3.3V standby voltage to each PCI slot as well as the PME signal. This enables any compliant PCI card to wake the system up from any sleep state except mechanical off.

#### 4.3.1 Wakeup from S1 Sleep State

During S1, the system is fully powered permitting support for wake on USB, wake on PS/2 Keyboard/Mouse, wake on RTC alarm, and wake on PCI PME. Wake on USB, wake on PS/2 Keyboard/Mouse and wake on RTC alarm are not supported by the server board POE BIOS.

#### 4.3.2 Wakeup from S3 Sleep State (BFAD Workstation Only)

In S3 state, wake from USB, PS/2, power button, and LAN are supported.

#### 4.3.3 Wakeup from S4 and S5 States

In S4 or S5, wake from power button and LAN are supported.

## 4.4 AC Power Failure Recovery

The design supports two modes of operation with regard to AC power recovery. The user can select (via a BIOS Setup Screen) whether the system should power back up or remain off after AC is restored. The ESB2-E does not rely on BIOS to boot and check system status in the case of AC failure. The ESB2-E contains a register variable named "afterG3" which BIOS can set based on user configuration input. The ESB2-E internally examines after it detects an AC recovery.

## 4.5 PCI PM Support

The *PCI Power Management Specification* calls out three areas to be compliant: the system reset signal must be held low when in a sleep state, the system must support the

PCI PME signal and the system should provide 3.3v standby to the PCI slots. The server board design complies with the PCI PM Specification and the *PCI 2.2 Specification* for optional 3.3V standby voltage to be supplied to each PCI, PCI-X\*, and PCI Express\* slots. This support allows any compliant PCI, PCI-X, or PCI Express adapter card to wake the system up from any sleep state except mechanical off. Because of the limited amount of power available on 3.3V standby, the user and the OS must configure the system carefully following the *PCI Power Management Specification*.

#### 4.5.1 RESET# Control

The ESB2-E always drives the Platform Reset signal (LOW or HIGH), even when the system is in a sleep state. This is required for PCI power management. Any device that may be active will be able to sample this signal to know that the system is in a reset condition.

#### 4.5.2 PCI Vaux

All standard PCI, PCI-X\*, and PCI Express\* slots are provided with 3.3 V aux power to support wake events from all sleep states. The MIC2169 power supply will deliver 4 A of 5 VSB, which in turn is regulated to 3.3 VSB when the system is in the S4 or S5 sleep state. Standby 3.3V power will not be connected to x1 PCI Express debug slots and these debug slots will not wake events.

## 4.6 System Management

The LM94 monitors the majority of the system voltages. The LM94 also monitors the VID signals from the Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 5000 sequence. All voltage levels can be read from the LM94 via the SMBus.

#### 4.6.1 CPU Thermal Management

Each CPU will monitor its own core temperature and thermally manage itself when it reaches a certain temperature. The system will also utilize the internal CPU diode(s) to monitor the die temperature. The diode pins are routed to the diode input pins in the LM94. For valid thermal diode configurations for dual core processors, refer to thermal diode options table. The LM94 can be programmed to force the CPU fans to full speed operation when it senses the CPU core temperature exceeding a specific value. In addition, the LM94 itself has an on chip thermal monitor. The placement of the LM94 will allow it to monitor the incoming ambient temperature that is blown in by the chassis input fan in front of the processors.

## 4.7 System Fan Operation

The server board utilizes both the LM94 and super I/O to monitor and control the fans in the system. Both devices use pulse width modulated (PWM) outputs that can modulate the voltage across the fans, providing a variable duty-cycle to affect a reduced DC voltage from nominal 12 VDC. The fan drive circuit and headers are the new 4-pin type. The 4-pin fans now have a dedicated PWM input for speed control, in addition to the standard ground, +12V, and tachometer pins. Both the LM94 and super I/O have fan tachometer inputs that can be used to monitor and control fan speeds. All fan tachometer data can be extracted from the controllers via the SMBus. The fan speed control circuit does not control the power supply fan. To support limited controller and/or firmware functionality during power on and debug activities, each PWM output has a bypass jumper that will cause all fans to run at full speed and ignore the PWM control.

Each CPU fan has its own dedicated PWM input and tachometer output, so they can be controlled and monitored independently. The LM94 will be dedicated to processor fan speed control and monitor, and the SIO will drive and monitor the remaining fans in the system: the chassis and memory fans.

Refer to fan manual override jumpers table for identification of fan speed override jumpers. Refer to the National Semiconductor\* PC87427 and LM94 (National Semiconductor LM93) specifications regarding fan monitor and control capabilities and programming requirements.

# 4.8 Light Guided Diagnostics - System Status and FRU LEDs

The standard system status LEDs for PWR/SLP, HDD and other LEDs as specified in SSI EEB are supported on the front panel header.

For 10/100/1000 LAN, status LEDs are supported through the back panel 10/100/1000 RJ45 Jack and the front panel per the SSI-EEB specification. The dual color LED indicates the LAN speed at 10Mbit/s (off), 100Mbit/s (green) or 1000 Mbit/s (yellow). The green link LED represents both link integrity (on/off) as well as LAN activity (blinking).

Table 9 Summary of LEDs on the Intel® Server Board S5000VSA

Name	Color	Condition	What it describes
Power/Sleep	Green	ON	Power On
(S1/S3)	Green	BLINK	Sleep (S1/S3)
	-	OFF	Power Off (also S4)
Status	Green	ON	System READY
Front-Panel &	Green	BLINK	System Degraded (memory, CPU failure)
Baseboard	Amber	ON	BW/BIOS: Fatal Alarm. Post error/NMI event
			FW Only: CPU/Terminator Missing, Fan,
			Temparature, Voltage, visible if fatal error causes a
			power down
	Amber	BLINK	FAN Alarm. Temparature or Voltage Non-Critical
			Alarm, Drive Fault
	-	OFF	
FANS	-	OFF	DIAG(FIV)
	Amber	ON	BIOS/FW: In redundant fan system, if one or more
			fans are missing during POST, BIOS should turn on
			LED
			FW: FAN Failure Alarm
CPU	-	OFF	
	Amber	ON	Fatal Alarm.CPU/Terminator Missing/CPU Failure
DIMM	-	OFF	
	Amber	ON	Memory failure - fatal
Progress Code			See Flash tab for details of the code
HP PCI	?	?	?
Telco FP	?	?	?
GEM424	Green		Hard Disk Drive Access
(SATA/SAS)			NOTE: Only some SATA drive support this feature
GEM359 (SCSI)		BLINK	
, ,	Amber	ON	Disk drive fault
Vitesse	Green		HDD in Standby/Stopped. HDD may be removed.
(SATA/SAS)		OFF	LED normally OFF
NOTE: Amber ON,	Green		Spin-up/Spin-down
and GREEN OFF		BLINK 1s	LED on 0.5s, OFF 0.5s, 50% duty cycle of 1s
indicates its OK to	Green	ON	Active/Idle power
remove HDD	Green		Formatting
			LED ON for 1s, OFF for 1s, 50% duty-cycle of 2s
		BLINK 2s	
	Amber	ON	Fault
	Amber		Flashing - On 1s, OFF 1s, 50% duty-cycle of 2s
		BLINK	Indicates Rebuild
Power Supply			
HDD ACTIVITY	Green	BLINK	Hard Disk Drive Access
	-	OFF	No Access
LAN#1-Link/Act	Green	ON	Link
	Green	BLINK	LAN Access (off when there is traffic)
	-	OFF	Disconnect
LAN#1-Speed	Green	ON	Green, link speed is 100Mbits/sec
	Amber	ON	Amber, link speed is 1000Mbits/sec
	-	OFF	OFF, link speed is 10Mbits/sec
LAN#2-Link/Act	Green	ON	Link
	Green	BLINK	LAN Access (off when there is traffic)
	-	OFF	Disconnect
LAN#2-Speed	Green	ON	Green, link speed is 100Mbits/sec
	Amber	ON	Amber, link speed is 1000Mbits/sec
	-	OFF	OFF, link speed is 10Mbits/sec
Identification	Blue	ON	Unit selected for identification
	Blue	BLINK	blink under software control
	_	OFF	No Identification

# 5. Connector / Header Locations and Pin-outs

## 5.1 Board Connector Information

The following section provides detailed information regarding all connectors, headers and jumpers on the server board. Table 10 lists all connector types available on the board and corresponding reference designators printed on silkscreen.

**Table 10. Board Connector Matrix** 

Connector	Quantity	Reference Designators	Connector Type	Pin
				Count
Power supply	3	J4K1	CPU Power	8
		J9C1	Main Power	24
		J9D1	P/S Aux	5
CPU	2	J1000, J2000	CPU Sockets	771
Main Memory	8	U7B1, U7B2, U7B3, U8B1, U8B2, U8B3, U9B1, U9B2	DIMM Sockets	240
RAID Key	1	J1D1	Key Holder	3
IDE	1	J2K3	Shrouded Header	44
System Fans	4	J1K4, J1K5, J2K2, J2K5	Header	4
Memory Fans	2	J9B1, J9B2	Header	4
CPU Fans	2	J5K1, J9K1	Header	4
Battery	1	BT4E1	Battery Holder	3
Keyboard/Mouse	1	J9A1	PS2, stacked	12
Rear 2xUSB/LAN connector	2	JA6A1, JA6A2	External	16
Serial Port B	1	J1B1	Header	9
Serial Port A	1	J7A1	External, RJ45	10
Video Connector	1		External, D-Sub	15
Front panel, main	1	J1F1	Header	24
Front panel, USB	1	J1J8	Header	10
Intrusion detect	1	J1A1	Header	2
Serial ATA	2	J1K3, J1J7	Header	7
SATA/SAS	4	J1J4, J1H3, J1H1, J1G6	Header	7
IPMB/LCP	1	J1J5	Header	4
IPMB	1	J1J6	Header	3
Configuration Jumpers	3	J1J1, J1J2, J1J3	Jumper	3

## **5.2 Power Connectors**

The main power supply connection is obtained using an SSI compliant 2x12 pin connector (J9C1). In addition, there are two additional power related connectors; one SSI compliant 2x4 pin power connector (J4K1) providing support for additional 12V, and one SSI compliant 1x5 pin connector (J9D1) providing I<sup>2</sup>C monitoring of the power supply. The following tables define their pin-outs.

Pin Signal Color Pin Signal Color 1 +3.3Vdc 13 +3.3Vdc Orange Orange 2 +3.3Vdc 14 -12Vdc Blue Orange 3 **GND** Black 15 **GND** Black 4 +5Vdc Red 16 PS ON Green 5 **GND** Black 17 GND Black **GND** 6 +5Vdc Red 18 Black 7 **GND** Black 19 **GND** Black NC 8 PWR GND 20 White Gray 9 5VSB Purple 21 +5Vdc Red 10 +5Vdc +12Vdc Yellow 22 Red 11 +12Vdc Yellow 23 +5Vdc Red 12 +3.3Vdc 24 **GND** Orange Black

**Table 11. Power Connector Pin-out (J9C1)** 

**Table 12. 12V Power Connector Pin-out (J4K1)** 

Pin	Signal	Color
1	GND	Black
2	GND	Black
3	GND	Black
4	GND	Black
5	+12Vdc	Yellow/Black
6	+12Vdc	Yellow/Black
7	+12Vdc	Yellow/Black
8	+12Vdc	Yellow/Black

Color Pin Signal SMB\_CLK\_ESB\_FP\_PWR\_R Orange 1 SMB DAT ESB FP PWR R 2 Black 3 SMB ALRT 3 ESB R Red 4 3.3V SENSE-Yellow 5 3.3V SENSE+ Green

Table 13. Power Supply Signal Connector Pin-out (J1K1)

### **5.3 Control Panel Connector**

The server board provides an optional 24-pin SSI control panel connector (J1F1) for use with reference chassis. The following tables provide the pin-out for this connector.

Signal Name Front Panel Pin-out Pin Signal Name Pin P5V\_STBY P5V Front Panel Pinout 3 Key O O 4 P5V STBY Power O FP PWR LED L FP COOL FLT LED R 5 6 Cool Fault LED O O P5V P5V STBY 8 HDD System O O 9 HDD\_LED\_ACT\_R 10 FP STATUS LED2 R LED Fault O O FP PWR BTN L LAN ACT A L 11 12 Power O O LAN A **Button** 13 GND Link / Act 14 LAN LINKA L O O 15 Reset Button Reset PS I2C 5VSB SDA 16 O O **SMBus** Button GND O O PS I2C 5VSB SCL 17 18 Sleep Intruder O O 19 FP\_SLP\_BTN\_L 20 FP CHASSIS INTRU **Button** LAN B O O 21 GND 22 LAN ACT B L Link / Act NMI O O 23 FP NMI BTN L 24 LAN LINKB L 25 Key 26 Key O O ID LED 27 P5V\_STBY 28 P5V\_STBY O O 29 FP ID LED L O O 30 FP STATUS LED1 R ID Button O O FP\_ID\_BTN\_L P5V 31 32 33 GND 34 FP HDD FLT LED R

Table 14. Front Panel SSI Standard 24-pin Connector Pin-out (J1F1)

## 5.4 I/O Connectors

## 5.4.1 VGA Connector

The following table details the pin-out definition of the VGA connector (J7A1).

**Table 15. VGA Connector Pin-Out (J7A1)** 

Pin	Signal Name	Description
1	V_IO_R_CONN	Red (analog color signal R)
2	V_IO_G_CONN	Green (analog color signal G)
3	V_IO_B_CONN	Blue (analog color signal B)
4	TP_VID_CONN_B4	No connection
5	GND	Ground
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	TP_VID_CONN_B9	No Connection
10	GND	Ground
11	TP_VID_CONN_B11	No connection
12	V_IO_DDCDAT	DDCDAT
13	V_IO_HSYNC_CONN	HSYNC (horizontal sync)
14	V_IO_VSYNC_CONN	VSYNC (vertical sync)
15	V_IO_DDCCLK	DDCCLK

#### 5.4.2 NIC Connectors

The server board provides two RJ45 NIC connectors oriented side by side on the back edge of the board (JA6A1, JA6A2). The pin-out for each connector is identical and is defined in the following table.

Table 16. RJ-45 10/100/1000 NIC Connector Pin-Out (JA6A1, JA6A2)

Pin	Signal Name
1	GND
2	P1V8_NIC
3	NIC_A_MDI3P
4	NIC_A_MDI3N
5	NIC_A_MDI2P
6	NIC_A_MDI2N
7	NIC_A_MDI1P
8	NIC_A_MDI1N
9	NIC_A_MDI0P
10	NIC_A_MDI0N
11 (D1)	NIC_LINKA_1000_N (LED
12 (D2)	NIC_LINKA_100_N (LED)
13 (D3)	NIC_ACT_LED_N
14	NIC_LINK_LED_N
15	GND
16	GND

#### 5.4.3 ATA-100 Connector

The server board provides one legacy ATA-100 44-pin connector (J2K3). The pin-out is defined in the following table.

Table 17. ATA-100 44-pin Connector Pin-out (J2K3)

Pin	Signal Name	Pin	Signal Name
1	ESB_PLT_RST_IDE_N	2	GND
3	RIDE_DD_7	4	RIDE_DD_8
5	RIDE_DD_6	6	RIDE_DD_9
7	RIDE_DD_5	8	RIDE_DD_10
9	RIDE_DD_4	10	RIDE_DD_11
11	RIDE_DD_3	12	RIDE_DD_12
13	RIDE_DD_2	14	RIDE_DD_13
15	RIDE_DD_1	16	RIDE_DD_14
17	RIDE_DD_0	18	RIDE_DD_15
19	GND	20	KEY
21	RIDE_DDREQ	22	GND
23	RIDE_DIOW_N	24	GND
25	RIDE_DIOR_N	26	GND
27	RIDE_PIORDY	28	GND
29	RIDE_DDACK_N	30	GND
31	IRQ_IDE	32	TP_PIDE_32
33	RIDE_DA1	34	IDE_PRI_CBLSNS
35	RIDE_DA0	36	RIDE_DA2
37	RIDE_DCS1_N	38	RIDE_DCS3_N
39	LED_IDE_N	40	GND
41	P5V	42	P5V
43	GND	44	GND

#### 5.4.4 SATA Connectors

The server board provides six SATA (Serial ATA) connectors: SATA-0 (J1K3), SATA-1 (J1J7), SATA-2 (J1J4), SATA-3 (J1H3), SATA-4 (J1H1), SATA-5 (J1G6). The pin configuration for each connector is identical and is defined in the following table.

Signal Name Description Pin GND1 1 **GND** 2 SATA#\_TX\_P\_C Positive side of transmit differential pair Negative side of transmit differential pair 3 SATA#\_TX\_N\_C 4 GND GND2 SATA#\_RX\_N\_C Negative side of Receive differential pair 5 Positive side of Receive differential pair SATA# RX P C 6 GND3 **GND** 

**Table 18. SATA Connector Pin-Out (J1K3, J1J7, J1J4, J1H3, J1H1, J1G6)** 

#### 5.4.5 Serial Port Connectors

The server board provides one external DB-9 serial A port (J7A1) and one internal 9-pin serial B header (J1B1). The following tables define the pin-outs for each.

Pin	Signal Name	Description
1	SPA_DCD	Data Carrier Detect
2	SPA_RD	Receive Data
3	SPA_TD	Transmit data
4	SPA_DTR	Data Terminal Ready
5	GND	Ground
6	SPA_DSR	Data Set Ready
7	SPA_RTS	Request to Send
8	SPA_CTS	Clear to Send
9	SPA_RI	Ring Indicator

Table 19. External RJ-45 Serial B Port Pin-Out (J9A2)

Pin Signal Name Description SPB DCD DCD (carrier detect) DSR (data set ready) SPB DSR 3 SPB\_SIN\_L RXD (receive data) 4 SPB RTS RTS (request to send) 5 SPB\_SOUT\_N TXD (Transmit data) 6 SPB CTS CTS (clear to send) SPB DTR DTR (Data terminal ready) RI (Ring Indicate) 8 SPB RI GND Ground

Table 20. Internal 9-pin Serial A Header Pin-Out (J1B1)

#### 5.4.6 Keyboard and Mouse Connector

Two stacked PS/2 ports (J9A1) are provided to support both a keyboard and a mouse. Either PS/2 port can support a mouse or keyboard. The following table details the pin-out of the PS/2 connector.

Pin	Signal Name	Description
1	KB_DATA_F	Keyboard Data
2	TP_PS2_2	Test point – keyboard
3	GND	Ground
4	P5V_KB_F	Keyboard / mouse power
5	KB_CLK_F	Keyboard Clock
6	TP_PS2_6	Test point – keyboard / mouse
7	MS_DAT_F	Mouse Data
8	TP_PS2_8	Test point – keyboard / mouse
9	GND	Ground
10	P5V_KB_F	Keyboard / mouse power
11	MS_CLK_F	Mouse Clock
12	TP_PS2_12	Test point – keyboard / mouse
13	GND	Ground
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground

#### 5.4.7 USB Connector

The following table details the pin-out of the external USB connectors (JA6A1, JA6A2) found on the back edge of the server board.

Table 22. External USB Connector Pin-Out (JA6A1, JA6A2)

Pin	Signal Name	Description
1	USB_OC#_FB_1	USB_PWR
2	USB_P#N_FB_2	DATAL0 (Differential data line paired with DATAH0)
3	USB_P#N_FB_2	DATAH0 (Differential data line paired with DATAL0)
4	GND	Ground

One 2x5 connector on the server board (J1J8) provides an option to support an additional two USB ports. The pin-out of the connector is detailed in the following table.

Table 23. Internal USB Connector Pin-Out (J1J8)

Pin	Signal Name	Description
1	P5V_USB2_VBUS0	USB Power (Ports 0,1)
2	P5V_USB2_VBUS1	USB Power (Ports 0,1)
3	USB_ESB_P0N_CONN	USB Port 0 Negative Signal
4	USB_ESB_P1N_CONN	USB Port 0 Positive Signal
5	USB_ESB_P0P_CONN	USB Port 1 Negative Signal
6	USB_ESB_P1P_CONN	USB Port 1 Positive Signal
7	Ground	
8	Ground	
9		No Pin
10	TP_USB_ESB_NC	TEST POINT

## 5.5 Fan Headers

The server board provides eight SSI compliant 4-pin fan connectors. Two fans are designated as processor cooling fans, CPU1 Fan (J9K1) and CPU2 Fan (J5K1); six fans are designated as System Fan 1 (J1K4), System Fan 2 (J1K5), System Fan 3 (J2K2), System Fan 4 (J2K5), System Fan 5 (J9B1), and System Fan 6 (J9B2).

Table 24. SSI Fan Connector Pin-out (J9K1,J5K1,J1K4, J1K5, J2K2, J2K5, J9B1, J9B2)

Pin	Signal Name	Type	Description
1	Ground	GND	GROUND is the power supply ground
2	12V	Power	Power supply 12V
1	Fan Tach	Out	FAN_TACH signal is connected to the BMC to monitor the fan speed
3	Fan PWM	In	FAN_PWM signal to control fan speed

# 6. Jumper Block Settings

The server board has several 2-pin and 3-pin jumper blocks that can be used to configure, protect, or recover specific features of the server board. Pin 1 on each jumper block is denoted by a "\*" or "▼".

# 6.1 Recovery Jumper Blocks

Table 25. Recovery Jumpers (J1J1, J1J2)

Jumper Name	Pins	What happens at system reset
		These pins should have a jumper in place for normal system operation. (Default)
Clear	2-3	If these pins are jumpered, administrator and user passwords will be cleared on the next reset. These pins should <b>not</b> be jumpered for normal operation.
J1J1: CMOS	1-2	These pins should have a jumper in place for normal system operation. (Default)
Clear	2-3	If these pins are jumpered, the CMOS settings will be cleared on the next reset. These pins should <b>not</b> be jumpered for normal operation




Figure 10. Recovery Jumper Blocks (J1J1, J1J2)

# 6.2 BIOS Select Jumper

The jumper block at J1J3, located next the recovery jumper blocks, is used to select which BIOS image the system will boot to. Pin 1 on the jumper is identified with a '▼'.




Figure 11. BIOS Select Jumper (J3H1)

Pins	What happens at system reset
1-2	Force BIOS to bank 2
2-3	System is configured for normal operation (bank 1) (Default)

# **6.3 Other Configuration Jumpers**

Function	Pins	Operation
BMC Force Update	1-2	Normal Operation
	2-3	Force Update Mode
FRB3 Timer Disable	1-2	FRB3 Timer Enabled
	2-3	FRB3 Timer Disabled
FSB Speed Select	1-2	533 MHz
	2-3	Default Position. 1066 MHz
XDP CPU1 Isolation Jumper	1-2	Isolate CPU2 from scan chain
	2-3	Include CPU2 in scan chain
Processor Select	Installed	Nocona-T/Dempsey-T
	Removed	Dempsey-J

# 7. Light Guided Diagnostics

The server board has several on-board diagnostic LEDs to assist in troubleshooting board level issues. This section provides a description of where each LED is located on the board and their function. For a more detailed description of what drives the diagnostic LED operation, refer to the *Intel*® *S5000 Server Board Family Datasheet*.

#### 7.1 5 V STBY

This LED is illuminated when AC is applied to the platform and 5 V standby voltage is supplied to the server board by the power supply.

### 7.2 Fan Fault LEDs

Fan fault LEDs are present for all eight cooling fan headers. Each LED is located adjacent to its corresponding header.

# 7.3 System ID LED, System Status LED and Post Code Diagnostic LEDs

The server board provides LEDs for both system ID and system status. POST code diagnostic LEDs are located on the back edge of the server board. See Appendix C for a complete description of how these LEDs are read and for a list of all supported POST codes.




Figure 12. System ID LED and System Status LED Locations

#### 7.4 DIMM Fault LEDs

The server board provides a memory fault LED for each DIMM slot.




Figure 13. DIMM Fault LED Locations

# 7.5 Processor Fault LEDs

The server board provides a fault LED for each processor socket.




Figure 14. Processor Fault LED Locations

# 8. Design and Environmental Specifications

# 8.1 Server Board Design Specification

Operation of the server board at conditions beyond those shown in the following table may cause permanent damage to the system. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

**Table 26: Board Design Specifications** 

Operating Temperature	5° C to 50° C <sup>1</sup> (32° F to 131° F)
Non-Operating Temperature	-40° C to 70° C (-40° F to 158° F)
DC Voltage	± 5% of all nominal voltages
Shock (Unpackaged)	Trapezoidal, 50 g, 170 inches/sec
Shock (Packaged) (≥ 40 lbs to < 80 lbs)	24 inches
Vibration (Unpackaged)	5 Hz to 500 Hz 3.13 g RMS random

#### Note:

Chassis design must provide proper airflow to avoid exceeding the Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 5000 sequence maximum case temperature.

**Disclaimer Note**: Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of air flow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible, if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

# 8.2 Processor Power Support

The server board supports the Thermal Design Point (TDP) guideline for Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processors 5000 sequence. The Flexible Motherboard Guidelines (FMB) has also been followed to help determine the suggested thermal and current design values for anticipating future processor needs. The following table provides maximum values for Icc, TDP power and T<sub>CASE</sub> for the Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 5000 sequence family.

Table 27. Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> processor 5000 sequence DP TDP Guidelines

TDP Power	Max TCASE	Icc MAX
130 W	70° C	150 A

**Note:** These values are for reference only. The processor EMTS contains the actual specifications for the processor. If the values found in the EMTS are different then those published here, the EMTS values will supersede these, and should be used.

# 8.3 Power Supply Specifications

This section provides power supply design guidelines for a system using the Intel® Server Board S5000VSA, including voltage and current specifications, and power supply on/off sequencing characteristics.

#### 8.3.1 **Output Power / Currents**

The following table defines power and current ratings for the 550W power supply. The combined output power of all outputs does not exceed the rated output power. The power supply meets both static and dynamic voltage regulation requirements for the minimum loading conditions.

Output Load Range Peak Voltage Min. Max. +3V3 1.0Ā 24A +5V 2A 20A +12V1 0.5A 24A 48A +12V2 0.5A 17A 22A (500msec) -12V 0A 0.5A +5VSB 0A 2A

**Table 28. Load Ratings** 

#### Notes:

- 1. Maximum continuous total output power will not exceed 550W
- 2. The maximum continuous total output power capability increases at lower ambient temperatures at a rate of 3.3W/ °C up to 600W with a 30°C ambient temperature
- 3. Maximum continuous load on the combined 12V output will not exceed 40A at 45°C, ramping up to 44A at 30°C.
- 4. Peak load on the combined 12V output will not exceed 48A.
- 5. Peak total DC output power will not exceed 600W.6. Peak power and current loading is support for a minimum of 12 seconds
- 7. Combined 3.3V and 5V power should not exceed 160W.

#### 8.3.2 Grounding

The ground of the pins of the power supply output connector provides the power return path. The output connector ground pins are connected to safety ground (power supply enclosure).

The power supply must be provided with a reliable protective earth ground. All secondary circuits are connected to protective earth ground. Resistance of the ground returns to chassis does not exceed 1.0 m $\Omega$ . This path may be used to carry DC current.

#### 8.3.3 Standby Outputs

The 5 VSB output is present when an AC input greater than the power supply turn on voltage is applied.

#### 8.3.4 Remote Sense

The power supply has remote sense return (ReturnS) to regulate out ground drops for all output voltages; +3.3 V, +5 V, +12 V1, +12 V2, -12 V, and 5 VSB. The power supply uses remote sense to regulate out drops in the system for the +3.3 V, +5 V, and 12 V1 outputs. The remote sense input impedance to the power supply is greater than  $200 \Omega$  on 3.3 VS, 5 VS. This is the value of the resistor connecting the remote sense to the output voltage internal to the power supply. Remote sense is able to regulate out a minimum of 200 mV drop on the +3.3 V output. The remote sense return (ReturnS) is able to regulate out a minimum of 200 mV drop in the power ground return. The current in any remote sense line is less than 5 mA to prevent voltage sensing errors. The power supply operates within specification over the full range of voltage drops from the power supply's output connector to the remote sense points.

#### 8.3.5 Voltage Regulation

The power supply output voltages are within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise. All outputs are measured with reference to the return remote sense signal (ReturnS). The 5 V, 12 V2, -12 V and 5 VSB outputs are measured at the power supply connectors referenced to ReturnS. The +3.3 V is measured at the remote sense signal (3.3 VS) located at the signal connector.

Parameter	Tolerance	MIN	NOM	MAX	Units
+ 3.3V	- 5% / +5%	+3.14	+3.30	+3.46	$V_{rms}$
+ 5V	- 5% / +5%	+4.75	+5.00	+5.25	$V_{rms}$
+ 12V1	- 5% / +5%	+11.40	+12.00	+12.60	$V_{rms}$
+ 12V2	- 5% / +5%	+11.40	+12.00	+12.60	$V_{rms}$
- 12V	- 5% / +9%	-11.40	-12.00	-13.08	$V_{rms}$
+ 5VSB	- 5% / +5%	+4.75	+5.00	+5.25	$V_{rms}$

**Table 43. Voltage Regulation Limits** 

#### 8.3.6 Dynamic Loading

The output voltages are within limits specified for the step loading and capacitive loading specified in the following table. The  $\Delta$  step load may occur anywhere within the MIN load to the MAX load conditions.

Output	∆ Step Load Size (see note 2)	Load Slew Rate	Test Capacitive Load
+3.3 VDC	5.0 A	0.25 A/μsec	250 μF
+5 V	4.0 A	0.25 A/μsec	400 μF
+12 V1	25.0 A	0.25 A/μsec	2200 μF <sup>1,2</sup>
+12 V2	25.0 A	0.25 A/μsec	2200 μF <sup>1,2</sup>
+5 VSB	0.5 A	0.25 A/usec	20 μF

**Table 29. Transient Load Requirements** 

#### Notes:

- 1. Step loads on each 12 V output may happen simultaneously.
- 2. The +12 V should be tested with 2200  $\mu F$  evenly split between the two +12 V rails.

### 8.3.7 Capacitive Loading

The power supply is stable and meets all requirements with the following capacitive loading ranges.

Output	MIN	MAX	Units
+3.3V	250	6,800	μF
+5V	400	4,700	μF
+12V(1, 2)	500 each	11,000	μF
-12V	1	350	μF
+5VSB	20	350	μF

**Table 30. Capacitive Loading Conditions** 

## 8.3.8 Closed loop stability

The power supply is unconditionally stable under all line/load/transient load conditions, including capacitive load ranges. A minimum of: 45 degrees phase margin and -10dB-gain margin is required. Closed-loop stability is ensured at the maximum and minimum loads as applicable.

#### 8.3.9 Common Mode Noise

The common mode noise on any output does not exceed 350 mV pk-pk over the frequency band of 10Hz to 20MHz.

- 1. The measurement shall be made across a 100  $\Omega$  resistor between each of DC outputs, including ground, at the DC power connector and chassis ground (power subsystem enclosure).
- 2. The test set-up shall use an FET probe such as Tektronix\* model P6046 or equivalent.

### 8.3.10 Ripple / Noise

The maximum allowed ripple/noise output of the power supply is defined in the following table. This is measured over a bandwidth of 0 Hz to 20 MHz at the power supply output connectors.

Table 31. Ripple and Noise

+3.3V	+5V	+12V1/2	-12V	+5VSB	
50mVp-p	50mVp-p	120mVp-p	120mVp-p	50mVp-p	

#### 8.3.11 Timing Requirements

The timing requirements for power supply operation are as follows. The output voltages must rise from 10% to within regulation limits ( $T_{vout\_rise}$ ) within 5 to 70 ms, except for 5 VSB; it is allowed to rise from 1.0 to 25 ms. The +3.3 V, +5 V and +12 V output voltages should start to rise approximately at the same time. All outputs rise monotonically. The +5 V output needs to be greater than the +3.3 V output during any point of the voltage rise. The +5 V output must never be greater than the +3.3 V output by more than 2.25 V. Each output voltage shall reach regulation within 50 ms ( $T_{vout\_on}$ ) of each other during turn on of the power supply. Each output voltage shall fall out of regulation within 400 msec ( $T_{vout\_off}$ ) of each other during turn off. The following figure shows the timing requirements for the power supply being turned on and off via the AC input, with PSON held low and the PSON signal, with the AC input applied.

**Table 32. Output Voltage Timing** 

Item	Description	Minimum	Maximum	Units
$T_{vout\_rise}$	Output voltage rise time from each main output.	5.0 *	70 *	msec
T <sub>vout_on</sub>	All main outputs must be within regulation of each other within this time.		50	msec
T <sub>vout_off</sub>	All main outputs must leave regulation within this time.		400	msec




Figure 15. Output Voltage Timing

Table 33. Turn On / Off Timing

Item	Description	Minimum	Maximum	Units
T <sub>sb_on_delay</sub>	Delay from AC being applied to 5VSB being within regulation.		1000	msec
T <sub>ac_on_delay</sub>	Delay from AC being applied to all output voltages being within regulation.		2500	msec
$T_{vout\_holdup}$	Time all output voltages stay within regulation after loss of AC.	21		msec
T <sub>pwok holdup</sub>	Delay from loss of AC to de-assertion of PWOK	20		msec
T <sub>pson_on_delay</sub>	Delay from PSON <sup>#</sup> active to output voltages within regulation limits.	5	400	msec
T <sub>pson pwok</sub>	Delay from PSON# de-active to PWOK being de-asserted.		50	msec
$T_{pwok\_on}$	Delay from output voltages within regulation limits to PWOK asserted at turn on.	100	1000	msec
$T_{pwok\_off}$	Delay from PWOK de-asserted to output voltages (3.3V, 5V, 12V, -12V) dropping out of regulation limits.	1		msec
$T_{pwok\_low}$	Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal.	100		msec
T <sub>sb_vout</sub>	Delay from 5VSB being in regulation to O/Ps being in regulation at AC turn on.	50	1000	msec
T <sub>5VSB_holdup</sub>	Time the 5VSB output voltage stays within regulation after loss of AC.	70		msec

## 8.3.12 Residual Voltage Immunity in Standby mode

The power supply is immune to any residual voltage placed on its outputs (typically a leakage voltage through the system from standby output) up to 500 mV. There is neither additional heat generated, nor stress of any internal components with this voltage applied to any individual output, and all outputs simultaneously. It also does not trip the protection circuits during turn on.

The residual voltage at the power supply outputs for no load condition does not exceed 100 mV when AC voltage is applied.

#### **Regulatory and Certification Information** 9.

#### MARNING .

To ensure regulatory compliance, you must adhere to the assembly instructions in this guide to ensure and maintain compliance with existing product certifications and approvals. Use only the described, regulated components specified in this guide. Use of other products / components will void the UL listing and other regulatory approvals of the product and will most likely result in noncompliance with product regulations in the region(s) in which the product is sold.

To help ensure EMC compliance with your local regional rules and regulations, before computer integration, make sure that the chassis, power supply, and other modules have passed EMC testing using a server board with a microprocessor from the same family (or higher) and operating at the same (or higher) speed as the microprocessor used on this server board. The final configuration of your end system product may require additional EMC compliance testing. For more information please contact your local Intel Representative.

This is an FCC Class A device. Integration of it into a Class B chassis does not result in a Class B device.

# 9.1 Product Regulatory Compliance

Intended Application - This product was evaluated as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product categories and environments (such as: medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, may require further evaluation. This is an FCC Class A device. Integration of it into a Class B chassis does not result in a Class B device.

#### 9.1.1 **Product Safety Compliance**

UL60950 - CSA 60950(USA / Canada) EN60950 (Europe)

IEC60950 (International)

CB Certificate & Report, IEC60950 (report to include all country national deviations)

GOST R 50377-92 – Listed on one System License (Russia)

Belarus License – Listed on System License (Belarus)

CE - Low Voltage Directive 73/23/EEE (Europe)

IRAM Certification (Argentina)

#### 9.1.2 Product EMC Compliance – Class A Compliance

FCC /ICES-003 - Emissions (USA/Canada) Verification

CISPR 22 – Emissions (International)

EN55022 - Emissions (Europe)

EN55024 - Immunity (Europe)

CE – EMC Directive 89/336/EEC (Europe)

VCCI Emissions (Japan)

AS/NZS 3548 Emissions (Australia / New Zealand)

BSMI CNS13438 Emissions (Taiwan)

GOST R 29216-91 Emissions - Listed on one System License (Russia)

GOST R 50628-95 Immunity –Listed on one System License (Russia)

Belarus License – Listed on one System License (Belarus)

RRL MIC Notice No. 1997-41 (EMC) & 1997-42 (EMI) (Korea)

#### 9.1.3 Certifications / Registrations / Declarations

UL Certification or NRTL (US/Canada)

CE Declaration of Conformity (CENELEC Europe)

FCC/ICES-003 Class A Attestation (USA/Canada)

C-Tick Declaration of Conformity (Australia)

MED Declaration of Conformity (New Zealand)

**BSMI** Certification (Taiwan)

GOST – Listed on one System License (Russia)

Belarus – Listed on one System License (Belarus)

RRL Certification (Korea)

Ecology Declaration (International)

# 9.2 Product Regulatory Compliance Markings

The Intel server board is provided with the following regulatory marks.

Regulatory Compliance	Region	Marking
UL Mark	USA/Canada	CAL® US
CE Mark	Europe	CE
EMC Marking (Class A)	Canada	CANADA ICES-003 CLASS A CANADA NMB-003 CLASSE A
BSMI Marking (Class A)	Taiwan	警告使用者: 這是甲類的資訊產品,在居住的環境中使用時,可能會造成射頻干擾,在這種情況下,使用者會被要求採取某些適當的對策
C-tick Marking	Australia / New Zealand	C
RRL MIC Mark	Korea	MIC
GOST-R Mark	Russia	P T MEO6

## 9.3 Electromagnetic Compatibility Notices

#### 9.3.1 FCC Verification Statement (USA)

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-6497 Phone: 1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

### 9.3.2 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe B prescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadian des Communications.

#### English translation of the notice above:

This digital apparatus does not exceed the Class B limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

#### 9.3.3 Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

#### 9.3.4 VCCI (Japan)

この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準に基づくクラスB情報技術装置です。この装置は、家庭環境で使用することを目的としていますが、この装置がラジオやテレビジョン受信機に近接して使用されると、受信障害を引き起こすことがあります。

取扱説明書に従って正しい取り扱いをして下さい。

#### English translation of the notice above:

This is a Class B product based on the standard of the Voluntary Control Council for Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

#### 9.3.5 BSMI (Taiwan)

The BSMI Certification Marking and EMC warning is located on the outside rear area of the product.

#### 警告使用者:

這是甲類的資訊產品,在居住的環境中使用時,可能會造成射頻干擾,在這種情況下,使用者會被要求採取某些適當的對策

#### 9.3.6 RRL (Korea)

Following is the RRL certification information for Korea.



#### English translation of the notice above:

- 1. Type of Equipment (Model Name): On License and Product
- 2. Certification No.: On RRL certificate. Obtain certificate from local Intel representative
- 3. Name of Certification Recipient: Intel Corporation
- 4. Date of Manufacturer: Refer to date code on product
- 5. Manufacturer/Nation: Intel Corporation/Refer to country of origin marked on product

#### 9.3.7 CNCA (CCC-China)

The CCC Certification Marking and EMC warning is located on the outside rear area of the product.

声明

此为A级产品,在生活环境中,该产品可能会造成无线电干扰。在这种情况下,可能需要用户对其干扰采取可行的措施。

# 9.4 Restriction of Hazardous Substances (RoHS) Compliance

Intel has a system in place to restrict the use of banned substances in accordance with the European Directive 2002/95/EC. Compliance is based on declaration that materials banned in the RoHS Directive are either (1) below all applicable substance threshold limits or (2) an approved/pending RoHS exemption applies.

**Note:** RoHS implementing details are not fully defined and may change.

Threshold limits and banned substances are noted below.

- Quantity limit of 0.1% by mass (1000 PPM) for:
  - o Lead
  - Mercury
  - o Hexavalent Chromium
  - o Polybrominated Biphenyls Diphenyl Ethers (PBDE)
- Quantity limit of 0.01% by mass (100 PPM) for:
  - o Cadmium

# Appendix A: Integration and Usage Tips

- When adding or removing components or peripherals from the server board, AC power must be removed. With AC plugged in to the server board, 5-volt standby is still present even though the server board is powered off.
- Processors must be installed in order. CPU 1 is located near the edge of the server board and must be populated to operate the board.
- On the back edge of the server board are four diagnostic LEDs which display a sequence of red, green, or amber POST codes during the boot process. Should your server board hang during POST, the LEDs will display the last POST event run before the hang.
- Memory DIMMs must be installed in pairs across branches in similarly numbered slots (ex. A2 and B2). Upgrade pairs must be identical with respect to size, speed, and organization.

# Appendix B: Sensor Tables

This appendix lists the sensor identification numbers and information regarding the sensor type, name, supported thresholds, assertion and de-assertion information, and a brief description of the sensor purpose. See the *Intelligent Platform Management Interface Specification, Version 1.5*, for sensor and event/reading-type table information.

#### Sensor Type

The Sensor Type references the values enumerated in the *Sensor Type Codes* table in the IPMI specification. It provides the context in which to interpret the sensor, e.g., the physical entity or characteristic that is represented by this sensor.

#### Event / Reading Type

The Event/Reading Type references values from the *Event/Reading Type Code Ranges* and *Generic Event/Reading Type Codes* tables in the *IPMI specification*. Note that digital sensors are a specific type of discrete sensors, which have only two states.

#### Event Offset/Triggers

Event Thresholds are 'supported event generating thresholds' for threshold types of sensors.

- [u,l][nr,c,nc] upper nonrecoverable, upper critical, upper noncritical, lower nonrecoverable, lower critical, lower noncritical
- uc, lc upper critical, lower critical
   Event Triggers are 'supported event generating offsets' for discrete type sensors.

The offsets can be found in the *Generic Event/Reading Type Codes* or *Sensor Type Codes* tables in the IPMI specification, depending on whether the sensor event/reading type is generic or a sensor specific response.

#### Assertion / De-assertion Enables

Assertions and De-assertion indicators reveals the type of events the sensor can generate:

As: AssertionsDe: De-assertion

#### Readable Value / Offsets

- Readable Value indicates the type of value returned for threshold and other non-discrete type sensors.
- Readable Offsets indicates the offsets for discrete sensors that are readable via the *Get Sensor Reading* command. Unless otherwise indicated, all Event Triggers are readable, i.e., *Readable Offsets* consists of the reading type offsets that do not generate events.

#### Event Data

This is the data that is included in an event message generated by the associated sensor. For threshold-based sensors, the following abbreviations are used:

- R: Reading value
- T: Threshold value

#### **Table 34. BMC Sensors**

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by
Power Unit Status	01h	All	Power Unit 09h	Sensor Specific 6Fh	Power down Power cycle A/C lost Soft power control failure Power unit failure Predictive	OK Crit Non-Crit	As	-	Trig Offset	A	х
Power Unit Redun- dancy	02h	Chassis - specific	Power Unit 09h	Generic 0Bh	Redundanc y regained Non-red: suff res from redund Redundanc	OK Degraded	As	-	Trig Offset	A	X
					y lost Redundanc y degraded Non-red: suff from	OK					
					insuff Non-red: insufficient	Critical	_				
					Redun degrade from full Redun degrade from non- redundant	OK					
Watchd og	03h	All	Watch dog 2 23h	Sensor Specific 6Fh	Timer expired, status only Hard reset Power down Power cycle Timer interrupt	ОК	As	_	Trig Offset	A	X
Platfor m Securit y Violatio n	04h	All	Platfor m Securit y Violatio n Attemp t	Sensor Specific 6Fh	Secure mode violation attempt Out-of- band access password violation	ОК	As	-	Trig Offset	A	X
Physic al Securit y	05h	Chassis Intrusio n is chassis - specific	Physic al Securit y 05h	Sensor Specific 6Fh	Chassis intrusion LAN leash lost 1	ОК	As and De	-	Trig Offset	A	X

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by
FP Diag Interru pt (NMI)	07h	All	Critical Interru pt 13h	Sensor Specific 6Fh	Front panel NMI / diagnostic interrupt Bus uncorrecta ble error	ОК	As	_	Trig Offset	A	-
System Event Log	09h	All	Event Loggin g Disable d 10h	Sensor Specific 6Fh	Log area reset / cleared	ОК	As	-	Trig Offset	A	X
Sessio n Audit	0Ah	All	Sessio n Audit 2Ah	Sensor Specific 6Fh	00h – Session activation 01h – Session deactivatio n	ОК	As	-	As defined by IPMI	A	Х
System Event ('Syste m Event')	0Bh	All	System Event 12h	Sensor Specific 6Fh	00 – System reconfigure d 04 – PEF action	ОК	As	-	Trig Offset	A	X
BB +1.2V Vtt	10h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
BB+1.8 V NIC Core	11h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	Х
BB +1.5V AUX	12h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
BB +1.5V	13h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
BB +1.8V	14h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
BB +3.3V	15h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
BB +3.3V STB	16h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	Х
BB +1.5V ESB	17h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	Х
BB +5V	18h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	_
BB +1.2V NIC	19h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
BB +12V AUX	1Ah	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	_
BB 0.9V	1Bh	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	_
BB Vbat	1Eh	All	Voltag e 02h	Digital Discrete 05h	01h – Limit exceeded	Critical	As and De	-	R, T	A	Х

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by
BB Temp	30h	All	Tempe rature 01h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	Х
Front Panel Temp	32h	All	Tempe rature 01h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	Х
BNB Temp	33h	All	Tempe rature 01h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
Tach Fan 1	50h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	М	-
Tach Fan 2	51h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	М	-
Tach Fan 3	52h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	М	-
Tach Fan 4	53h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	М	-
Tach Fan 5	54h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	М	-
Tach Fan 6	55h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	M	-
Tach Fan 7	56h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	M	-
Tach Fan 8	57h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	M	-
Tach Fan 9	58h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	M	-
Tach Fan 10	59h	Chassis - specific	Fan 04h	Threshold 01h	[I] [c,nc]	Threshold defined	As and De	Analog	R, T	M	-
Fan 1 Presen	60h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	_	Т	A	-
Fan 2 Presen t	61h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	-	Т	A	-
Fan 3 Presen	62h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	-	Т	A	-
Fan 4 Presen	63h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	-	Т	A	-
Fan 5 Presen t	64h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	_	Т	A	-
Fan 6 Presen	65h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	-	Т	A	-
Fan 7 Presen	66h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	-	Т	A	-
Fan 8 Presen	67h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	-	Т	A	-

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by
Fan 9 Presen t	68h	Chassis - specific	Fan 04h	Generic 08h	Device present	OK	As and De	_	T	A	-
Fan 10 Presen t	69h	Chassis - specific	Fan 04h	Generic 08h	Device present	ОК	As and De	_	Т	A	_
Fan Redun- dancy	6Fh		Fan 04h	OBh y reg. Redu y lost Redu y deg Non-i suff r from redur Non-i suff fi insuff Redu degra from Redu degra from	Redundanc y regained Redundanc y lost Redundanc y degraded Non-red: suff res from	OK  Degraded  OK	As		Trig Offset	A	X
					redund Non-red: suff from insuff Non-red:	Critical					
					insufficient Redun degrade from full Redun degrade from non- redundant	ОК					
Power Supply Status 1	70h	Chassis - specific	Power Supply 08h	Sensor Specific 6Fh	Presence Failure Predictive fail A/C lost Configurati on error	OK Critical Non-Crit Critical Non-Crit	As and De	-	Trig Offset	A	Х
Power Supply Status 2	71h	Chassis - specific	Power Supply 08h	Sensor Specific 6Fh	Presence Failure Predictive fail A/C lost Configurati on error	OK Critical Non-Crit Critical Non-Crit	As and De	-	Trig Offset	A	X
Power Nozzle Power Supply 1	78h	Chassis - specific	Current 03h	Threshold 01h	[u] [c,nc]	Threshold defined	As and De	Analog	R, T	A	_
Power Nozzle Power Supply 2	79h	Chassis - specific	Current 03h	Threshold 01h	[u] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
Power Gauge V1 rail (+12v) Power Supply 1	7Ah	Chassis - specific	Current 03h	Threshold 01h	[u] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by
Power Gauge V1 rail (+12v) Power Supply 2	7Bh	Chassis - specific	Current 03h	Threshold 01h	[u] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
Power Gauge (aggre- gate power) Power Supply	7Ch	Chassis - specific	Other Units 0Bh	Threshold 01h	[u] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
Power Gauge (aggre gate power) Power Supply 2	7Dh	Chassis - specific	Other Units 0Bh	Threshold 01h	[u] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
System ACPI Power State	82h	All	System ACPI Power State 22h	Sensor Specific 6Fh	S0 / G0 S1 S3 S4 S5 / G2 G3 mechanical	ОК	As	-	Trig Offset	A	X
Button	84h	All	Button 14h	Sensor Specific 6Fh	Power button Reset button	ОК	As	_	Trig Offset	A	Х
SMI Timeou t	85h	All	SMI Timeou t F3h	Digital Discrete 03h	01h – State asserted	Critical	As and De	-	Trig Offset	A	-
Sensor Failure	86h	All	Sensor Failure F6h	OEM Sensor Specific 73h	I <sup>2</sup> C device not found I <sup>2</sup> C device error detected I <sup>2</sup> C bus timeout	ОК	As	-	Trig Offset	A	X
NMI Signal State	87h	All	OEM C0h	Digital Discrete 03h	01h – State asserted	OK	_	01h	-	-	-
SMI Signal State	88h	All	OEM C0h	Digital Discrete 03h	01h – State asserted	OK	_	01h	-	-	-
Proc 1 Status	90h	All	Proces sor 07h	Sensor Specific 6Fh	IERR Thermal trip Config error Presence Disabled	Critical Non-rec Critical OK Degraded	As and De	-	Trig Offset	М	X
Proc 2 Status	91h	All	Proces sor 07h	Sensor Specific 6Fh	IERR Thermal trip Config error	Critical Non-rec Critical	As and De	-	Trig Offset	М	Х

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by		
					Presence Disabled	OK Degraded							
Proc 1 Temp	98h	All	Tempe rature 01h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-		
Proc 2 Temp	9Ah	All	Tempe rature 01h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	А	-		
PCIe Link0	A0h	Critical Interrup t 13F	Sensor Specifi c 6Fh	PCIe Link0	Bus correctable error Bus	OK Degraded	As	-	See the BIOS EPS	A	-		
					uncorrecta ble error								
PCle Link1	A1h	Critical Interrup t	Sensor Specifi c	PCle Link1	Bus correctable error	OK	As	_	See the BIOS EPS	A	-		
		13F	6Fh		Bus uncorrecta ble error	Degraded							
PCIe Link2	A2h	Critical Interrup t	Sensor Specifi c	PCIe Link2	Bus correctable error	OK	As	-	See the BIOS EPS	A	-		
		13F	6Fh		Bus uncorrecta ble error	Degraded							
PCIe Link3	_ink3 Inte	Critical Interrup t	Sensor Specifi c	PCIe Link3	Bus correctable error	ОК	As	_	See the BIOS EPS	A	-		
		13F	6Fh				Bus uncorrecta ble error	Degraded			0.5-4		
PCIe Link4	A4h	Critical Interrup t	Interrup Specifi t c	Specifi c	PCle Link4	Bus correctable error	OK	As	-	See the BIOS EPS	A	-	
		13F	6Fh		Bus uncorrecta ble error	Degraded							
PCIe Link5	A5h	Critical Interrup t	Sensor Specifi c	PCle Link5	Bus correctable error	OK	As	-	See the BIOS EPS	A	-		
		13F	6Fh		Bus uncorrecta ble error	Degraded							
PCIe Link6	A6h	Critical Interrup t	Sensor Specifi c	PCIe Link6	Bus correctable error	OK	As	_	See the BIOS EPS	А	-		
		13F	6Fh		Bus uncorrecta ble error	Degraded							
PCIe Link7	A7h	Critical Interrup t	Sensor Specifi c	PCle Link7	Bus correctable error	OK	As	_	See the BIOS EPS	A	-		
		13F	6Fh		Bus uncorrecta ble error	Degraded							
PCIe Link8	A8h	Critical Interrup t	Sensor Specifi c	PCIe Link8	Bus correctable error	OK	As	-	See the BIOS EPS	А	-		
	13F		6Fh		Bus uncorrecta ble error	Degraded							

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by
PCIe Link9	A9h	Critical Interrup t	Sensor Specifi c	PCIe Link9	Bus correctable error	OK	As	-	See the BIOS EPS	A	-
		13F	6Fh		Bus uncorrecta ble error	Degraded					
PCIe Link10	AAh	Critical Interrup t	Sensor Specifi c	PCIe Link10	Bus correctable error	ОК	As	_	See the BIOS EPS	A	-
		13F	6Fh		Bus uncorrecta ble error	Degraded					
PCIe Link11	ABh	Critical Interrup t	Sensor Specifi c	PCle Link11	Bus correctable error	ОК	As	_	See the BIOS EPS	A	-
		13F	6Fh		Bus uncorrecta ble error	Degraded					
PCIe Link12	ACh	Critical Interrup t	Sensor Specifi c	PCIe Link12	Bus correctable error	OK	As	-	See the BIOS EPS	A	-
		13F	6Fh		Bus uncorrecta ble error	Degraded					
PCIe Link13	ADh	Critical Interrup t	Sensor Specifi c	PCIe Link13	Bus correctable error	OK	As	-	See the BIOS EPS	A	-
		13F	6Fh		Bus uncorrecta ble error	Degraded					
Proc 1 Therm al Control	C0h	All	Tempe rature 01h	Threshold 01h	[u] [c,nc]	Threshold defined	As and De	Analog	Trig Offset	М	-
Proc 2 Therm al Control	C1h	All	Tempe rature 01h	Threshold 01h	[u] [c,nc]	Threshold defined	As and De	Analog	Trig Offset	М	-
Proc 1 VRD Over Temp	C8h	All	Tempe rature 01h	Digital Discrete 05h	01h – Limit exceeded	Non-Critical	As and De	-	Trig Offset	М	-
Proc 2 VRD Over Temp	C9h	All	Tempe rature 01h	Digital Discrete 05h	01h – Limit exceeded	Non-Critical	As and De	_	Trig Offset	М	-
Proc 1 Vcc	D0h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
Proc 2 Vcc	D1h	All	Voltag e 02h	Threshold 01h	[u,l] [c,nc]	Threshold defined	As and De	Analog	R, T	A	-
Proc 1 Vcc Out-of- Range	D2h	All	Voltag e 02h	Digital Discrete 05h	01h – Limit exceeded	Non-Critical	As and De	Discrete	R, T	A	-
Proc 2 Vcc Out-of- Range	D3h	All	Voltag e 02h	Digital Discrete 05h	01h – Limit exceeded	Non-Critical	As and De	Discrete	R, T	A	-
CPU Populat ion Error	D8h	All	Proces sor 07h	Generic 03h	01h State asserted	Critical	As and De	_	R, T	A	-

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by
DIMM 1A	E0h	All	Slot Conne	Sensor Specific	Fault status asserted	Degraded	As	-	Trig Offset	Α	_
IA			ctor 21h	6Fh	Device installed	ОК			Oliset		
				Disabled	Degraded						
					Sparing	ОК					
DIMM 2A	E1h	All	Slot Conne	Sensor Specific	Fault status asserted	Degraded	As	-	Trig Offset	А	-
			ctor 21h	6Fh	Device	OK					
			2111		installed Disabled	Degraded					
					Sparing	OK					
DIMM 1B	E2h	All	Slot Conne	Sensor Specific	Fault status asserted	Degraded	As	-	Trig Offset	А	-
			ctor	6Fh	Device	OK			0001		
			21h		installed Disabled	Degraded					
					Sparing	OK					
DIMM 2B	E3h	All	Slot Conne	Sensor Specific	Fault status asserted	Degraded	As	-	Trig Offset	А	-
			ctor	6Fh	Device	OK	-				
			21h		installed Disabled	Degraded					
				Sparing	OK						
DIMM 1C	M E4h All	Slot Conne	Sensor Specific	Fault status asserted	Degraded	As	-	Trig Offset	А	-	
			ctor 21h	6Fh	Device	OK					
					installed Disabled	Degraded					
					Sparing	OK	_				
DIMM	E5h	All	Slot	Sensor	Fault status	Degraded	As	_	Trig	A	-
2C			Conne ctor	Specific 6Fh	asserted Device	OK			Offset		
			21h		installed Disabled	Degraded					
					Sparing	OK					
DIMM	E6h	All	Slot	Sensor	Fault status		As	_	Trig Offset	A	_
1D			Conne ctor	Specific 6Fh	asserted Device	OK			Offset		
			21h		installed	Degraded					
					Disabled Sparing	Degraded OK					
DIMM	E7h	All	Slot	Sensor	Fault status	Degraded	As	_	Trig	A	-
2D		\(\frac{1}{2}\)	Conne	Specific 6Fh	asserted Device	OK			Offset		
			21h		installed						
				Disabled	Degraded						
Memor y A Error	ECh	All	Memor y 0Ch	Sensor Specific 6Fh	Sparing Correctable ECC Uncorrecta	OK OK	As	_	Trig Offset	A	-
Memor y B Error	EDh	System - specific	Memor y 0Ch	Sensor Specific 6Fh	ble ECC Correctable ECC Uncorrecta ble ECC	OK	As	_	Trig Offset	A	-

Sensor Name	Sensor Number	System Applica -bility	Senso r Type	Event / Reading Type	Event Offset Triggers	Criticality	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand -by
Memor y C Error	EEh	System - specific	Memor y 0Ch	Sensor Specific 6Fh	Correctable ECC Uncorrecta ble ECC	OK	As	-	Trig Offset	A	_
Memor y D Error	EFh	System - specific	Memor y 0Ch	Sensor Specific 6Fh	Correctable ECC Uncorrecta ble ECC	OK	As	_	Trig Offset	A	-
B0 DIMM Sparin g Enable d	F0h	All	Entity Presen ce 25h	Sensor Specific 6Fh	Entity present	OK	As	-	Trig Offset	A	-
B0 DIMM Sparin g Redun- dancy	F1h	All	Memor y 0Ch	Discrete 0Bh	Fully redundant Non-red: suff res from redund Non-red: suff res from insuff res Non-red:	OK Degraded Crtical	As	-	Trig Offset	A	-
B1 DIMM Sparin g Enable d	F2h	All	Entity Presen ce 25h	Sensor Specific 6Fh	Insuff res Entity present	ОК	As	_	Trig Offset	A	_
B1 DIMM Sparin g Redun- dancy	F3h	All	Memor y 0Ch	Discrete 0Bh	Fully redundant Non-red: suff res from redund Non-red: suff res from insuff res Non-red: insuff res	OK Degraded Crtical	As	-	Trig Offset	A	-
B01 DIMM Mirrorin g Enable d	F4h	All	Entity Presen ce 25h	Sensor Specific 6Fh	Entity present	ОК	As	-	Trig Offset	A	-
B01 DIMM Mirrorin g Redun- dancy	F5h	All	Memor y 0Ch	Discrete 0Bh	Fully redundant Non-red:suff res from redund Non-red:suff res from insuff res Non-red: insuff res	OK Degraded Crtical	As	-	Trig Offset	A	

Note 1: Not supported except for ESB2 embedded NICs

## Appendix C: POST Code Diagnostic LEDs

All port 80 codes are displayed using the diagnostic LEDs found on the back edge of the baseboard. The diagnostic LED feature consists of a hardware decoder and four dual color LEDs. During POST, the LEDs will display all normal POST codes representing the progress of the BIOS POST. Each code will be represented by a combination of colors from the four LEDs.

The LEDs are capable of displaying three colors: green, red, and amber. The POST codes are divided into two nibbles, an upper nibble and a lower nibble. Each bit in the upper nibble is represented by a Red LED and each bit in the lower nibble is represented by a green LED. If both bits are set in the upper and lower nibbles then both red and green LEDs are lit, resulting in an amber color. If both bits are clear, then the LED is off.


In the below example, BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:

- Red bits = 1010b = Ah
- Green bits = 1100b = Ch

Since the red bits correspond to the upper nibble and the green bits correspond to the lower nibble, the two are concatenated to be ACh.

**Table 35: POST Progress Code LED Example** 

LEDs	Red	Green	Red	Green	Red	Green	Red	Green
Ach	1	1	0	1	1	0	0	0
Result	Amber	•	Green	•	Red	•	Off	•
	M:	SB					LS	SB



**Table 36: Diagnostic LED POST Code Decoder** 

		gnostic LED Decoder			Description
Checkpoint		en, R=F	Red, A=A		
Heat Dresse	MSB			LSB	
Host Process		LOFF	OFF	В	Dower on initialization of the heat processor (heatetree processor)
0x10h	OFF	OFF	OFF	R	Power-on initialization of the host processor (bootstrap processor)
0x11h	OFF	OFF	OFF	A	Host processor cache initialization (including AP)
0x12h	OFF	OFF	G	R	Starting application processor initialization
0x13h	OFF	OFF	G	Α	SMM initialization
Chipset	055	055			Live example (
0x21h	OFF	OFF	R	G	Initializing a chipset component
Memory					
0x22h	OFF	OFF	Α	OFF	Reading configuration data from memory (SPD on DIMM)
0x23h	OFF	OFF	Α	G	Detecting presence of memory
0x24h	OFF	G	R	OFF	Programming timing parameters in the memory controller
0x25h	OFF	G	R	G	Configuring memory parameters in the memory controller
0x26h	OFF	G	Α	OFF	Optimizing memory controller settings
0x27h	OFF	G	Α	G	Initializing memory, such as ECC init
0x28h	G	OFF	R	OFF	Testing memory
PCI Bus					
0x50h	OFF	R	OFF	R	Enumerating PCI busses
0x51h	OFF	R	OFF	Α	Allocating resources to PCI busses
0x52h	OFF	R	G	R	Hot Plug PCI controller initialization
0x53h	OFF	R	G	Α	Reserved for PCI bus
0x54h	OFF	Α	OFF	R	Reserved for PCI bus
0x55h	OFF	Α	OFF	Α	Reserved for PCI bus
0x56h	OFF	Α	G	R	Reserved for PCI bus
0x57h	OFF	Α	G	Α	Reserved for PCI bus
USB					
0x58h	G	R	OFF	R	Resetting USB bus
0x59h	G	R	OFF	Α	Reserved for USB devices
ATA / ATAPI	/ SATA		I.	ı	
0x5Ah	G	R	G	R	Resetting PATA / SATA bus and all devices
0x5Bh	G	R	G	Α	Reserved for ATA
SMBUS	ı	I	<u>I</u>	1	ı
0x5Ch	G	Α	OFF	R	Resetting SMBUS
0x5Dh	G	Α	OFF	Α	Reserved for SMBUS
Local Conso	le		l	l	1
0x70h	OFF	R	R	R	Resetting the video controller (VGA)
0x71h	OFF	R	R	Α	Disabling the video controller (VGA)
0x72h	OFF	R	Α	R	Enabling the video controller (VGA)
Remote Cons			<u> </u>	<u> </u>	, ,
0x78h	G	R	R	R	Resetting the console controller
0x79h	G	R	R	Α	Disabling the console controller
0x79h	G	R	R	Α	Disabling the console controller

01 - 1 - 1 - 1			ED Dec		Description		
Checkpoint	G=Gre MSB	en, R=F	Red, A=A	LSB			
0x7Ah	G	R	Α	R	Enabling the console controller		
Keyboard (P	_						
0x90h	R	OFF	OFF	R	Resetting the keyboard		
0x91h	R	OFF	OFF	Α	Disabling the keyboard		
0x92h	R	OFF	G	R	Detecting the presence of the keyboard		
0x93h	R	OFF	G	Α	Enabling the keyboard		
0x94h	R	G	OFF	R	Clearing keyboard input buffer		
0x95h	R	G	OFF	Α	Instructing keyboard controller to run Self Test (PS2 only)		
Mouse (PS2							
0x98h	Α	OFF	OFF	R	Resetting the mouse		
0x99h	Α	OFF	OFF	Α	Detecting the mouse		
0x9Ah	Α	OFF	G	R	Detecting the presence of mouse		
0x9Bh	Α	OFF	G	Α	Enabling the mouse		
Fixed Media							
0xB0h	R	OFF	R	R	Resetting fixed media device		
0xB1h	R	OFF	R	Α	Disabling fixed media device		
0xB2h					Detecting presence of a fixed media device (IDE hard drive detection,		
	R	OFF	Α	R	etc.)		
0xB3h	R	OFF	Α	Α	Enabling / configuring a fixed media device		
Removable N	<b>l</b> edia	•	•				
0xB8h	Α	OFF	R	R	Resetting removable media device		
0xB9h	Α	OFF	R	Α	Disabling removable media device		
0xBAh	Α	OFF	Α	R	Detecting presence of a removable media device (IDE CDROM detection, etc.)		
0xBCh	Α	G	R	R	Enabling / configuring a removable media device		
<b>Boot Device</b>	Selectio	n		I			
0xD0	R	R	OFF	R	Trying boot device selection		
0xD1	R	R	OFF	Α	Trying boot device selection		
0xD2	R	R	G	R	Trying boot device selection		
0xD3	R	R	G	Α	Trying boot device selection		
0xD4	R	Α	OFF	R	Trying boot device selection		
0xD5	R	Α	OFF	Α	Trying boot device selection		
0xD6	R	Α	G	R	Trying boot device selection		
0xD7	R	Α	G	Α	Trying boot device selection		
0xD8	Α	R	OFF	R	Trying boot device selection		
0xD9	Α	R	OFF	Α	Trying boot device selection		
0XDA	Α	R	G	R	Trying boot device selection		
0xDB	Α	R	G	Α	Trying boot device selection		
0xDC	Α	Α	OFF	R	Trying boot device selection		
0xDE	Α	Α	G	R	Trying boot device selection		
0xDF	Α	Α	G	Α	Trying boot device selection		
Pre-EFI Initia	lization	(PEI) Co	ore				
0xE0h	R	R	R	OFF	Started dispatching early initialization modules (PEIM)		

		nostic L			Description				
Checkpoint		en, R=F	Red, A=A						
0xE2h	MSB		^	LSB	Initial manager facing a configurated and installed accurately				
********	R	R	A	OFF	Initial memory found, configured, and installed correctly				
0xE1h	R	R	R	G	Reserved for initialization module use (PEIM)				
0xE3h	R	R	Α	G	Reserved for initialization module use (PEIM)				
Driver Execution Environment (DXE) Core									
0xE4h	R	Α	R	OFF	Entered EFI driver execution phase (DXE)				
0xE5h	R	Α	R	G	Started dispatching drivers				
0xE6h	R	Α	Α	OFF	Started connecting drivers				
DXE Drivers		I	ı						
0xE7h	R	Α	Α	G	Waiting for user input				
0xE8h	Α	R	R	OFF	Checking password				
0xE9h	Α	R	R	G	Entering BIOS setup				
0xEAh	Α	R	Α	OFF	Flash Update				
0xEEh	Α	Α	Α	OFF	Calling Int 19. One beep unless silent boot is enabled.				
0xEFh	Α	Α	Α	G	Unrecoverable boot failure / S3 resume failure				
Runtime Pha	se / EFI	Operati	ng Syst	em Boo	ot .				
0xF4h	R	Α	R	R	Entering Sleep state				
0xF5h	R	Α	R	Α	Exiting Sleep state				
0xF8h	Α	R	R	R	Operating system has requested EFI to close boot services (ExitBootServices ( ) has been called)				
0xF9h	Α	R	R	Α	Operating system has switched to virtual address mode (SetVirtualAddressMap ( ) has been called)				
0xFAh	Α	R	Α	R	Operating system has requested the system to reset (ResetSystem () has been called)				
Pre-EFI Initia	Pre-EFI Initialization Module (PEIM) / Recovery								
0x30h	OFF	OFF	R	R	Crisis recovery has been initiated because of a user request				
0x31h	OFF	OFF	R	Α	Crisis recovery has been initiated by software (corrupt flash)				
0x34h	OFF	G	R	R	Loading crisis recovery capsule				
0x35h	OFF	G	R	Α	Handing off control to the crisis recovery capsule				
0x3Fh	G	G	Α	Α	Unable to complete crisis recovery.				

## Glossary

This appendix contains important terms used in the preceding chapters. For ease of use, numeric entries are listed first (e.g., "82460GX") with alpha entries following (e.g., "AGP 4x"). Acronyms are then entered in their respective place, with non-acronyms following.

Term	Definition
ACPI	Advanced Configuration and Power Interface
AP	Application Processor
APIC	Advanced Programmable Interrupt Control
ASIC	Application Specific Integrated Circuit
BIOS	Basic Input/Output System
BIST	Built-In Self Test
BMC	Baseboard Management Controller
Bridge	Circuitry connecting one computer bus to another, allowing an agent on one to access the other
BSP	Bootstrap Processor
byte	8-bit quantity.
CBC	Chassis Bridge Controller (A microcontroller connected to one or more other CBCs, together they bridge the IPMB buses of multiple chassis.
CEK	Common Enabling Kit
CHAP	Challenge Handshake Authentication Protocol
CMOS	In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board.
DPC	Direct Platform Control
EEPROM	Electrically Erasable Programmable Read-Only Memory
EHCI	Enhanced Host Controller Interface
EMP	Emergency Management Port
EPS	External Product Specification
FMB	Flexible Mother Board
FMC	Flex Management Connector
FMM	Flex Management Module
FRB	Fault Resilient Booting
FRU	Field Replaceable Unit
FSB	Front Side Bus
GB	1024MB
GPIO	General Purpose I/O
GTL	Gunning Transceiver Logic
HSC	Hot-Swap Controller
Hz	Hertz (1 cycle/second)
I2C	Inter-Integrated Circuit Bus
IA	Intel <sup>®</sup> Architecture
IBF	Input Buffer
ICH	I/O Controller Hub
ICMB	Intelligent Chassis Management Bus
IERR	Internal Error
IFB	I/O and Firmware Bridge

Term	Definition
INTR	Interrupt
IP	Internet Protocol
IPMB	Intelligent Platform Management Bus
IPMI	Intelligent Platform Management Interface
IR	Infrared
ITP	In-Target Probe
KB	1024 bytes
KCS	Keyboard Controller Style
LAN	Local Area Network
LCD	Liquid Crystal Display
LED	Light Emitting Diode
LPC	Low Pin Count
LUN	Logical Unit Number
MAC	Media Access Control
MB	1024KB
mBMC	National Semiconductor© PC87431x mini BMC
MCH	Memory Controller Hub
MD2	Message Digest 2 – Hashing Algorithm
MD5	Message Digest 5 – Hashing Algorithm – Higher Security
ms	milliseconds
MTTR	Memory Tpe Range Register
Mux	Multiplexor
NIC	Network Interface Controller
NMI	Nonmaskable Interrupt
OBF	Output Buffer
OEM	Original Equipment Manufacturer
Ohm	Unit of electrical resistance
PEF	Platform Event Filtering
PEP	Platform Event Paging
PIA	Platform Information Area (This feature configures the firmware for the platform hardware)
PLD	Programmable Logic Device
PMI	Platform Management Interrupt
POST	Power-On Self Test
PSMI	Power Supply Management Interface
PWM	Pulse-Width Modulation
RAM	Random Access Memory
RASUM	Reliability, Availability, Serviceability, Usability, and Manageability
RISC	Reduced Instruction Set Computing
ROM	Read Only Memory
RTC	Real-Time Clock (Component of ICH peripheral chip on the server board)
SDR	Sensor Data Record
SECC	Single Edge Connector Cartridge
SEEPROM	Serial Electrically Erasable Programmable Read-Only Memory
SEL	System Event Log

Term	Definition
SIO	Server Input/Output
SMI	System Management Interrupt (SMI is the highest priority nonmaskable interrupt)
SMM	System Management Mode
SMS	System Management Software
SNMP	Simple Network Management Protocol
TBD	To Be Determined
TIM	Thermal Interface Material
UART	Universal Asynchronous Receiver/Transmitter
UDP	User Datagram Protocol
UHCI	Universal Host Controller Interface
UTC	Universal time coordinare
VID	Voltage Identification
VRD	Voltage Regulator Down
Word	16-bit quantity
ZIF	Zero Insertion Force

## **Reference Documents**

See the following documents for additional information:

TBD